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ABSTRACT
The purpose of this contract was to develop a breadboard design of..a
high-performance, high-reliability switching regulaL:or.
This report presents a comparison of two potential conversion methods,
the series inverter and the inductive energy transfer (IET) conversion
technique.
The investigations showed that a characteristic of the series inverter
circuit (high equalizing current values in each half cycle) could not
be accomplished with available components. Therefore, the investigations
continued with the IET circuit only.
An IET circuit system was built with the use of computer-aided design in
a 2, 4, and 8 stage configuration. These stages were staggered 180,
40, and 45 degrees, respectively. All stages were pulsewi.dth modulated
(pGIM) to regulate over an input voltage range from 200 to 400 volts do
at a regulated output voltage of 56 volts. The output power capability
was 100 to 500 watts for the 2 and 8 stage configuration and 50 to
250 watts for the 4 stage configuration.
Equal control of up to eight 45 degree staggered stages was accomplished
through the use of a digital-to-analog control circuit. This approach
avoided the problem of generating equal control pulses for multiple stages
over a wide temperature range and component drift characteristics.
Equal pacer sharing of all stages was achieved through a new technique
using an inductively coupled balancing circuit. To maintain proper
filtering, a specially designed L-C parallel circuit served as a buffer
between the balancing circuit and the output filter section.
Through experimental and theoretical evaluation, the. following conclu-
sions were drawn:
The 8 stage, 45 degree---s-t-aggered approach offers the following distinct
advantages:
1. Uninterrupted input and output current flow.
2'. Reduced input ant output filtering requirements..
4
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3. Parallel redundancy: a failure of 2 out of 8 stages does
not diminish power output capability. Acceptable temperature
rises are encountered in components of the remaining 6 stages.
4. Breadboard proved feasibility of a multistage approach..
The disadvantages of an 8 stage, 45 degrees staggered approach are:
1. Increased complexity.
2. More weight and less efficiency than the simple push-pull
approach.
Multiplestaggered :(either
 
4 or .8) stages are recommended when parallel
redundancy and . lover input and output..filter .ing are desired and when
modular add-on power is required W4 shout increasing filter requirements.^
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The power conversion units used . in spacecraft applications have grown
steadily from relative lcw power capabili.ti.es  of a few watts to high
power capabilities in the kilowatt range. Simultaneously, the duration
of the usable life . requirements of the power conversion units has grown
from days to months and now may exceed several years.
These continuing trends have focussed the attention on both future power
conversion design approaches and components to meet this challenge:
Clearly visible is a shift from the up-to-now standard input voltage of
about 24 to 32 volts do to input voltages of 200 to 400 volLs dc.
Supporting evidence of this shift are . the production lines of the 'switch'
(transistors and SCR's) manufacturers which show ever increasingly higher
blocking voltages and faster switching speeds.
Another trend is also evident in the requirement fox design approaches
which allow increases of power by simply adding parallel modules, and
thus avoiding the development of 'new models' which can meet the higher
output power requirements.
The statement of work for this study reflects all of the above trends as
follows
The development is to be concerned only with an intermediate
power hr -,A ling capability with sufficient design flexibility
to allow growth with minimum impact.
"Study advantages and..disadvanta .ge.s . of alternate .approaches..
"The input voltage shall range fr om 200 to 400 volts do
Minimum efficiency at full load shall be 90 percent.
1-^ l
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"Two approaches are to be investigated. These approaches are:
A. The Series Inverter
B. The Inductive Energy Transfer Circuit"
The investigation of the Series Inverter was discontinued after it be-
came apparent that present-day components could not meet the functional
requirements of this circuit. Even though the probability exists of
designing around this component limitation it was decided, after a
presentation`of the advantages and disadvantages of both approaches,
to continue with the Inductive Energy Transfer System only.
Investigations were conducted on conversion circuits with 2 stages,
180 degree staggered (push-pull), 4 stages, 90 degree staggered, and
8 stages, 45 degree staggered.
To cover all aspects of multistage staggered approaches, it was decided
that the final configuration should be an 8 stage, 45 degree staggered
circuit. It was felt that all data gathered from this approach would
yield the most useful information and would advance the state-of-the-
art in some areas even though the circuit performance might not meet
the original objectives
The information now available allows us not only to make.the correct
decisions regarding power requirements and circuit configuration, but
also gives us the advanced technology of a multistage Load balancing
SECTION 2
TECHNICAL DISCUSSION
Of the many.known conversion techniques, Xerox El.ectro-Optical Systems
has investigated under this contract, two conversion circuits. These
have been studied and sufficiently breadboard tested to select a pre-
ferred circuit..
The two circuits used during this selection period were:
a. The Pulsewidth--Modulated l Series 'inverter at a Fixed Frequency
b. The Inductive Energy Transfer Supply with Multiple Stages
For.the proper understanding of.thes.e two approaches, a discussion of
the theory of these two conversion techniques is presented in the
following paragraphs.
2.1 THE PULSEWIDTH-MODULATED SERIES INVERTER AT FIXED FREQUENCY
2.1.1 THEORY OF OPERATION
From a great variety of.possible circuit configurations., figure 2-1
shows a simplified-circuit  diagram of the Series Inverter.
To understand the operation of.this circuit, assume that the capacitors
are charged to equal but opposite voltages Further assume that; the
battery terminals E are shorted and that resistor R is equal to .0.
w
Turning on SCR1 results in a discharging current from capacitor Cl
through SCRI and L. The discharge occurs in a resonant fashion and
at the end of a half cycle; the voltage on capacitor Cl has changed to
the opposite but equal voltage (assuming no lossesf.
C1
C0
Figure 2-1. Series Inverter
At the same time, capacitor C2 discharges through the shorted battery
terminals, SCRI and L, and also reverses its polarity. i
i
Firing of SGR2 repeats this cycle in the opposite direction. Because
it has been assumed that the circuit is lossless, it will continue to
operate with .alternate firing of the SCRs. In the actual case, with
losses, the battery must provide energy to restore these losses, If
"s
the battery voltage has a higher value than required to restore the
losses, the voltages on the .capacitors will build up. until .a.balance
between.the input and output power is achieved.
	 e
If we now ingert a load resistor R, it becomes apparent that a higher
input voltage is required to keep the circuit operating in the resonant
mode.` `Ihe.:current waveshape through the load . r^si .stor R is shown in
figure 2-2.
I
i	 L	 I	 I	 I	 !
Figure 2-2. Current Pulses Through R
The repetition rate of the pulses is limited only by the recovery time
of the SCRs and the resonant frequency of th4 LC network. The highest
repetition rate is reached when the load current becomes a continuous
sine wave.
For proper .operation, the load resistor must not overdamp the circuit.
It will be possible only in rare cases to connect the Load as shown in
figure 2-1. The difficulties are overcome by using the circuit diagram
shown in figure R-3. A transformer TI has been added and the secondary
of this transformer feeds the load which may be either an ac load or
after rectification of the ac voltage,a do load.
In this type of circuit, the most common approach is to couple the load
to the series inverter througli a transformer. The major disadvantage
of this approach is that under light or no-load conditions, the magne-
tizing,inductance of transformer TI detunes the series resonant circuit
"	 of the series inverter and degrades operation. To overcome this
problem, a new approach is used to connect the load. The simplified
	
i
circuit diagram of this approach is presented in figure 2--4.
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The resonant-inductor L1 has been equipped with a secondary winding
which powers an ac load connected . directly across the secondary winding
or powers a do .load through rectifiers as shown. This method of cou-
pling the load to the series inverter is not only less complicated, but
also avoids the no-load detuning problem previously mentioned in the
description of figure 2-3.
2.1.2 MODES OF REGULATION
Two methods of regulation against input voltage variations and load
changes were considered..
a. Variation of the Repetition Rate
The first approach is to vary the repetition rate of alter-
nately firing switches SCR1 and SCR2 in figure 2-1. This
method will produce the current pulse train as shown in
figure 2-2. At very low repetition rates, the, spacing between
the individual current pulses becomes Large and the energy
delivered to the output becomes low.
At very high repetition rates, the spacing between the indi-
vidual pulses becomes smaller and smaller until in the end-
case, a continuous sinusoidal current waveshape is flowing
through resistor R.
The major disadvantages. of this approach are-
1. If do is desired, filtering the output is difficult be-
cause the spacing between the constant energy pulses is
Large and therefore the filter capacitor must also be
large to deliver energy between pulses.
2. If used in ac applications, the, ac voltage generated.
across the load appears as shown in figure 2-2 with large
dwell times between individual pulses.
3. At constant input voltage, the power de=livered by the do
source is a train of constant amplitude sinusoidal half-
wave current pulses with variable spacing.
The advantage of this approach, however, is simplicity and
it also uti,lizes ' a very simple control circuit. Because of
previously stated disadvantages, the foliowing.approach was
also used in the investigation of the series inverter.
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ib. Pulsewidth Modulation of the Input Voltage
Figure 2-5 shows a simplified circuit diagram of a constant
frequency series inverter with input voltage pulsewidth modu-
lation. The closed-loop system to control, the output voltage
is also shown.
The two switches, SCR1 and SCR2, are driven at a fixed re-
petition rate such that the current flow through Ll is un-
interrupted. The frequency cf operation is therefore equal	 e
to the resonant frequency of Ll and Cl..and C2 is parallel.
SCRI. and SCR2 conduct alternately for 180 degrees each.
Transistor Ql is controlled synchronously with the switch
turn-on pulses which may be on for 180. degrees or less during
each half cycle of operation. Controlling the "on-time" of
transistor Q1 for 0 to 180 degrees in each half-cycle there-
fore allows continuous and smooth control of the output.
voltage; i.e., the voltage across resonant inductor-transformer
Ll. Switches SCR1 and SCR2 are•"on!' alternately for 180 degrees
each; half cycle.
Conduction time of transistor Ql is controlled by a closed
loop which senses the output voltage.
A test of a series inverter of the type shown in figure 2-5
demonstrated the characteristic described above.
2.1.3 DESIGN ANALYSIS OF THE SERIES INVERTER WITHOUT PULSEWIDTH
MODULATION
For simplicity in deriving the design equations for the series inverter,
let us first assume that the load R is connected directly across the
primary of Ll, as shown in figure 2-6.
The do input voltage E is connected directly to the series inverter.
The ac voltage across Ll and. load R is sinusoidal and its rms value
is e. No losses are assumed in Ll, Cl,, C2, SCR1 and SCR2. Capacitors
Cl and C2 are charged and the polarities are as shown.
Upon firing of 9CR2, the sinusoidal rms current i flows through the
parallel combination of Ll and load .R and at. point A splits into two
equal values of i/2. Each current reverses the polarity of the re-
spective capacitors Cl. and C2 in one-hall: cycle of oscillation. The
2-6
.1
1
NOTE SQUARE WAVE DRIVES ON
SCR 1 AND SCR 2
Figure 2--5. Regulated, Pulsewidth Modulated Series Inverter
Supply with No-Load Protection
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The energy delivered by the do source during one-half cycle is:
	
T/2	 T12
Ji,n = ja E i/2 dt = E Jo i/2 dt	 {])
Since i is sinusoidal, the solution of this integral is:
M
	^ 2	 E i
3 i n	 2nf E j 4.44 x f	 {2}
where
E	 do input voltage
i = -rms value of sinusoidal current
f = frequency (resonance)
r

}.i
Figure 2-8. Series Inverter with Load Connected Across the Primary
of Inductor-Transformer L1 and .with Input-
Voltage Pulsewidth Modulation
Under conditions of pulsewidth modulation, transistor Q1 controls the
time during which the do input source is connected to the series inverter
during each half cycle of .operation. The conduction or "on" time of
transistor Ql can vary between Q and 184 degrees as shown in figure 2-9.
The current waveshape through the do source during the "on-time" of tran-
sistor Q1 is shown in figure 2-9.
r
2	 r
E	 ^	 ^
0(C 184'
T11@ energy delivered during one-half cycle of operation and during the
0011duction angle ry of the transistor Q1 is
Jin -	 i (l -cos
in	 4 x 2f (l - cos a) 0 :9 1.80	 ($)
Th y
 design equation for the ac voltage across the primary of the inductor-
2	 trMisformer Ll then becomes
f
e	
0.45 E	 1 -t. QR2L
In most cases where the ratio of L
 is large compared to 1, Eq. 9
G411 be simplified into
Q . - 0.25.
	 {l .. cos. 'A')
	 (10)WL i
Wbure
F
e = ac voltage across primary of inductor-transformer Ll
E = de input: voltage
r
R = load resistor referred to primary of inductor-transformer Ll
WL = primary . impedance of inductor-transformer Ll
rY	 conduction angle of transistor Ql; o ? Z 1800
i
Aagut'jptions
_	 1	 ,
l.... No losses,..
2. Voltage waveshape across Ll remains sinusoidal
3 The load current waveshape remains sinusoidal..	 j
.k	 2-12
The actual application requires rectification and output filters which shape
the output current waveshape into the rectangular form. This change of the
waveshape affects the above equations and would have required investigation
if this circuit had been selected for further study.
The voltage waveshapes occurring in the series inverter are best under-
stood by remembering that only the current from one of the two capacitors
C1 or C2 flows through the do source during each half-cycle as shown in
figure 2-6. As long as this current flow through the do source is
uninterrupted, during each half cycle the voltage waveshape across each
capacitor vi.11 remain sinusoidal as shown in the upper trace of figure.2-10.
With pulsewidth modulation of the input voltage, however, this current is
;interrupted and the associated capacitor ceases to .carry current, and
its voltage remains at a constant potential. This causes a flat-top to
its voltage waveshape as shown in thw lower trace of figure 2-10, Under
varying pulsewidth modulation, the flat-top on one-half of the sinusoidal
waveshape moves up and down. The same waveshape appears across the
other capacitor except that it is shifted 180 degrees.
The voltage waveshapes, as shown, result when the series inverter is
running slightly below the resonance frequency. If the inverter is
driven at the no-load resonance frequency, the flat-top portion of the
capacitor voltage waveshape shows part of the sine wave protruding above
the lagging edge.of.the flat-top. Although this has no ill effects on
the efficiency, cleaner voltage and current waveshapes result when the
inverter is run slightly below the resonance frequency.
2.1.5 TEST RESULTS
A series inverter circuit as depicted in figure 2-5 was designed, built
and tested with both ac and do loads.
Inductor-transformer Ll was constructed with two stacked molybdenum
permalloy powder
.
 cores (Magnetics Inc. 55110-A2). It had a primary
2-13
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VOLTAGE WAVESHAPE ACROSS CAPACITOR C2 WITH
PULSEWI DTH MODULATION
Figure 2-10. . Effects of Pulsewi.dth Modulation. on Series
Inverter
i
VOLTAGE WAVESHAPE ACROSS CAPACITOR C2 WITHOUT
PULSEWI DTH MODULATION
inductance of 1.06 mH operating at.a flux density of 3.72 kG at 5 kHz.
The two resonant capacitors were polycarbonate capacitors of 0.5 pr,
each. At a ratio of R/wL = 2, this power stage was capable of deliver-
ing maximum power in excess of 500 watts.
The power stage switches were either .transistors or silicon controlled
rectifiers (SCRs) which were driven by a 5 kHz squarewave source. The
modulating switch was a transistor.
The test results without pulsewidth modulation are shown in figures 2-11
and 2-12 both for the transistor and the SCR.power stages. These curves
reflect efficiency, output power, output voltage, input power and input
do voltage, as a function of the ratio R/aL and cover an output power
range of 100 to 560 watts at a constant primary voltage of 200 Vac.
The test results were essentially the same whether the output stage
switches were transistors or SCRs. Based upon these data, the Series
Inverter presented a raoher'encouraging start with efficiency varying
between. 85 and 91 percent.
When pulsewidth modulation was initiated, a rather distinct character-
istic of this circuit approach became apparent.
In the discussion of the theory of the series inverter, it was shown that
one-half of the current through the 'inductor .transformer flows through
the d.c-input source, whe.reas.the other half flows through the power stage.
switch into the associated capacitor (see figure 2-6) and reverses
its polarity. However, both capacitors carry equal currents. During
pulsewidth-modulation, the current flow of one capac tor.is ,interrupted
and does uP t. tlowr_through the input source. This capacitor no _longer
changes its voltage and shows the characteristic flat-top voltage wave-
shape (see figure 2-10). During this time, however, the other capacitor
maintains its uninterrupted current flow and as no energy is delivered
during the off time of the pulsewidth modulating . tiransistor,:it delivers..
2-15
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energy into the Load. By doing so, it does lose part of its stored energy.
Tt also does not recover to the full voltage which upsets the requirement
that the sum of :the voltages across both capacitors must be-equal to the
input voltage. Upon turn-on of the modulating transistor, the input 	 e
voltage is applied not only to the power stage but also directly to the
series connection of capacitors Ct and C2. As .a consequence, a large
in--rush current frojn the do source through the modulating transistor
is required to restore the voltage balance across capacitors Cl and C2.
The magnitude of the in-rush current is limited only by the do source
impedance, the saturating characteristic of the modulating transistor,
the wire connections, and the equivalent series resistance (ESR) of the 	 i
-two capacitors Cl and 02. As all of these impedances are small, the
resulting . -in-rush current excees the capabilities of present day
transistors.
i
This adverse characteristic of the series inverter was the principal
reason for halting further efforts in this area and for continuing with
the investigation of the inductive energy transfer (IET) system since	 }
no simple solution was available to overcome thi.s.problem. 	 9
2.2 THE INDUCTIVE ENERGY TRANSFER SUPPLY WITH MULTIPLE STAGES
.2.2.1 THEORY OF OPERATION
The basic circuit diagram of an inductive energy transfer supply with two
stages is shown in figure '2-13. A. detailed deser ption 61 the operation
of an inductive energy transfer system is contained in the paper '.'Regulated
Energy Transfer by Inductor Transformers for Single and Multiple Stages",
6
(see Appendix A)
r
However, a brief discussion of.the operation of an inductive energy.
transfer system is.in order here,
2-1$
I^
aa^
1
OUTPUT
48832
V.2	 CH1
Figure 2»13. Inductive Energy Transfer Supply (2 Stages)
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JConsider the upper stage in figure 2-13 which consists of inductor-
transformer TI, transistor swatch Ql, diode CRI and capacitor C2; assume
that transistor Ql is turned on from time zero to time t l . During this
period,the primary winding of inductor transformer T 1 is connected to
the do source and the current in-the primary winding will -increase linearly
as long as the inductance of the-inductor-transformer is constant. At
the same timel,- the" polarity of the secondary winding is subh that diode
CRl.is blocking current flow and thus isolates the secondary from the
primary. At'time t transistor Ql is turned off and since the ampere-
;turns on an inductor cannot change instantaneously, the secondary
winding of the inductor-transformer Tl takes over with the same ampere-
turns which Were flowing at the moment of turn-off. The secondary now
transfers energy into capacitor C2 and into the output load. As
;explained in-Appendix D,,:the- waveshape of the current through the primary.
and'the secondary may be either triangular or trapezoidal. The dividing
:link between ._these two condifions'.is termed critical resistance. At any
load resistance value below the critical value, there is no interrupted
current flow 'on the inductor-transformer and the current waveshape
becomes trapezoidal: -It is the intent of this design to use only
trapezoidal, waveshapes and aER such operate with load resistances below
R . 	assure that operation is always below the critical resistance
crit^
value, we must consider the minimum load requirement inasmuch as this
determines the minimum value of inductance necessary to maintain an
uninterrupted current flow. This minimum inductance which is calculated
fori.thg , secondary. . side and always assures trapezoidal current waveshapes
of the .`ind,ugt;or­trapsforrier is labeled min
sec
it e ' go' 7rerning egixation 'forthe proper-operation: of an IET system is that
the pos^Ulve.,.edt b.e equal -to the negative or reset edt. We can therefore
write:
!in x ton
n 
Rout
tn2 off out (Tt )n2	 on J
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where
E.
 in
 = input voltage
Eout	 output voltage
n1	= primary number of turns
n2	= secondary number of turns
ton = conduction time of switching transistor
toff = off time of switching transistor
T	 ton + toff ^ period of one cycle
n
k	 = nl W ratio of primary to secondary turns
2
^	 I1
on
	
E.	 n2	 }
1 +	 x —2
Eout 
n 
and the duty cycle b is
ton -(12)
T	 E.
	 n2
Eout n 
To maintain a trapezoidal current waveshape under all conditions and
hence an uninterrupted current flow in an ZED' stage, a minimum secondary
inductance min	 is required. Its value is dependent on the frequency
sec
f, the minimum output power P min , the output voltage E out , and the duty
t
cycle D or the ratio of on -Cime over periodan . The equation for the
required minimum secondary inductance is
These three equations govern the behavior of this type of an Inductive
Energy Transfer system.
Equation 11 shows that the on-time of the switching transistors is
proportional to the period but is inversely proportional to the ratio of
the input over output voltage and the ratio of primary turns to secondary
turns.
Equation 12 gives the values for the duty cycle D and is independent
of frequency. It shows that the turns ratio plays an important role in
the value of the duty cycle,
Equation 13 shows the minimum required secondary inductance which guar-
antees an uninterrupted current flow.
A computer program was generated for a single stage inductive energy
transfer system with an output power of 250 watts at a frequency of
5 kHz. The output voltage was kept constant at 56 volts de, Table 2-1
shows an excerpt from this run. The parameters of maximum blocking
voltage across the input switch E3, the duty cycle b, the peak end value
of the input current 13, the peak start value of the output current A3,
the rms input current 14, the rms output current A4, the rms input ripple
current 16, the rms output ripple current A6, the minimum secondary
inductance Lorin 
seG 
required to maintain an uninterrupted current flow at
a minimum power of 50 wafts, and the required magnetic core power han-
dling capability in cm are tabulated as a function of the turns ratio K
and the input voltage E .. 1t.should be noted that with the exception
n
of .cm 	
i
 and Lmlnsec, all values in 'table 2-1' are independent of frequency.
This tabulation shows some very interesting results. At a turns ratio
of 2, the maximum blocking voltage is 512 volts. The duty cycle varies
between 35.9 and 21.9 percent. The maximum peak current on the primary
is 4.18 amperes and the maximum peak current ou the secondary is 8.36
amperes. The maximum rms input. current is 2.10 amperes and the
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TABLE 2-1
COMPUTER CALCULATED VALUES FOR ONE STAGE OF 250 WATT.' CAPABILITY AS A
FUNCTION OF DIFFERENT TURNS RATIOS AND VARYING INPUT VOLTAGES
(See Appendix A)
rms Ripple
N1	 E in 63 13 A3
rms
14
rms
A4
Current
^minsec 416 A6K	 N2	 [V] [V ] D [A] [A] [A] [A] [Al [A] mH ern max
200 0.218 6.86 6.8G 2.69 5.08 '2.38 2.43 40.458
1	 300 0.157 6.36 6.36 2.11 4.89 1.94 2.01
400 456 0.123 6.11 6.11 1.79 4.80 1.68 1.76 4.83
200 0.359 4.18 8.36 2.10 5.61 1.69 3.40 42.039
2	 300 0.272 3.68 7.36 1.61 5.27 1.38 2.79
400 512 0.219 3.43 6.86 1.34 5.08 1.19 2.43 3.83
200 0.456 3.285 9.85 1.86 6.09 1.38 4.15 42.289
3	 300 0.359 2.78 8.36 1.40 5.61 1.125 3.40
400 568 0.296 2.53 7.61 1.16 5.35 0.97 2.96 3.11
200 0.528 2.84 11.36 1.73 6.54 1.20 4.78 42.289
4	 300 0.427 2.34 9.36 1.28 5.94 0.97 3.92
400 624 0.359 2.09 8.36 1.05 5.61 0.84 3.40 2.58
200 0.583 2.57, 12.86 1.65 6.96 1.07 5.34 42.164
5	 300 0.483 2.07 10.36 1.21 6.25 0.87 4.37
400 680 0.412 1.82 9.11 0.98 5.86 0.75 3.79 2.17
200 0.627 2.39 14.36 1.59 7.36 0.98 5.85 42.039
6	 300 0.528 1.89 11.36 1.15 6.54 0.80 4.78
400 736 0.456 1.64 9.86 0.93 6.09 0.69 4.15 1.85
200 0.662 2.26 15.86 1.5-5 7.73 0.91 6.31 41.623
7	 300 0.566 1.76 12.36 1.11 6.82. 0.74 5.16
400 792 0.494 1.51 10.61 0.29 6.32 0.64 4.48 1.60
200 0.691 2.17 17.36 1.51 8:09 0.85 6.74 41.498
8	 300 0.599 1.67 13.36 1.08 7.10 0,69 5.51
400 843 0.528 1.42 11.36 0.86 6.54 0.60 4.78 1.395
200 0.716 2.09 18.86 1.49 8.43 0.80 7.15 41.290
9	 300 0.627 1.59 14.36 1.06 7.36 0.65 5.84
400 904 0.557 1.34 12.11 0.84 6.75 0.56 5.07 1.28
200 0.737 .2.03 20.36 1.46 8.76 0.76 7.53 41.040
10	 301)0.651 1.536 15.36 1.04 7.61 0.62 6.16
400 960 0.583 1.286 12.86 0.82 6.90 0.54 5.34 1.09
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maximum rm§ output Currimt a b 5.61 empb.r2b> Th& minimum Mebndary-
required inductance is 3.83 millihenry and the required cm4 rating is
42.0 em4 . Of specific interest is that, at these conditions, the minimum
duty cycle is 21.9 percent. At a frequency of 10 kHz, this represents
an on-time of only 21.9 microseconds.
The other extreme is seen when we select a turns ratio of n l/n2 = 5.
In this case, the bloc!Ung voltage becomes 680 volts and the duty cycle
will vary from 58.3 to 41.2 percent. The peak input current has become
2.57 amperes and the peak output current has become 12.86 amperes. The
maximum rms input current has dropped to 1.65 ampexet'aifd tht maximum rmS
output current has increased to 6.96 amperes. The minimum secondary
inductance has dropped to 2.17 millihenry. The required power handling
capability of the care remains about constant and is 42.1 cm4.
This tabulation clearly shows that the trade-offs between turns ratio,
blocking voltage, acceptable peak current, acceptable rms currents,
and acceptable minimum inductances need to be made very carefully and
require the use of a computer.
The computer values were based on a single IET stage with an output
power of 250 watts at 5 kHz. In subsequent investigations, a minimum
of 2 stages and a maximum of 8 stages was used because this redu,,ed
the ripple current and prevented an interrupted current flow in the
primary and/or secondary. It is theoretically possible to increase the
number of stages and have them staggered in such a way that almost no
ripple current will be present either on the primary or on the secondary.
This approach eventually leads to very complex circuitry.
For illustration, figures 2-14 and 2-15 show the waveshapes of a
4-stage inductive energy transfer system where the stages are staggered
90 degrees from each other. With an increasing number of stages, the
ripple frequency increases and the amplitude of the ripple current
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decreases; the power-per -stage also decreases when the total power is
kept constant. Based on figures 2»14 and 2-15, we can now understand
that the filter capacitance will get smaller as more stages are employed
in the power conversion, unit.
The operation of the IET supply with trapezoidal current waveshapes is
both desirable and beneficial. It does, however, also pose some char-
acteristic problems during the parallel operation of multistage, stag-
gered units. Therefore, a clear understanding of the generation of the
trapezoidal current waveshapes is necessary.
2..2.1.1 Generation of Trapezoidal Current Wayeshapes.
For ease of understanding, let us consider operation with the follow-
ing assumptions; namely
E.	 = constantin
t	 = constant
on
toff - constant
T	 constant
From the previous statement, we know that with a load resistance of
R Rcrit , operation occurs at an output voltage which is lust suffix-
cient to reset the core in the available time of toff. This output
voltage is:.
out - 
Einton 
n2)' Valid for trapezoidal current waveshapes
off	 1 only	 (14)
R S Rcrit
2-27
If we continue to lower R and expect the core to reset properly when
E. ton  constant, then Eout must remain constant. Equation 14 is,
therefore, notonly valid when R = RCrit , but must.also be valid when
R < Rcrit'
We can now complete the curve for the output voltage as a function of
the load resistor in figure 2-16.. It is constant at loud resistor
values below kcrit'
Let us now investigate the trapezoidal current waveshape in more detail
and see how it comes into being. For this purpose, let us again assume
that Ein , ton and toff are constant and that the load resistor is equal
to Rcrit. Therefore, the circuit is operating on the borderline between
triangular and trapezoidal current waveshapes. Primary and secondary
current waveshapes are as shown in figure 2-17 to the left of to. At
a turns ratio of n l /n2 = 1, the change in current AI is equal in both
primary and secondary. The output voltage has adjusted itself such
that it takes the full time of t off to reset the core and to bring the
secondary winding current back to zero at the end of t off . Now, at
time to let us change R to a value less than Rcrit. This will begin to
lower the output voltage but does not yet affect the input current
between the times to and t l . At t l , the secondary winding still takes
over with the saute peak current. The slope of the currant• , however, is
now smaller as the output voltage has decreased and at t. 2
 the secondary
current has only decreased by Al V Now at t 2 , the primary is .turned on
again and, as no abrupt change. in ampere-turns can occur, it must begin
to conduct with the same ampere-turns represented by I loW The constant
input voltage Ein and the same ton produce the same AI auk before and at
t., the input current has reached a new peak value I low •I• AI. Looking
at the shape of She primary current between the times t2
 and t3 clearly
shows a considerable. increase in current and, consequent JNf , an increase
in input power. The increased primary current is transferred into the
secondary between the times t3 and t4 . This increased Ptirrent causes
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the output voltage to climb until the same output voltage is restored as
before. At this time, the old AI is also re-established as shown
between t3 and t4. The circuit has reached a new stable operating con-
dition, but now with trapezoidal current waveshapes and at a higher
power output level.
It is important to note that the trapezoidal current waveshapes consist
of a pedestal upon which rides Al caused by edt. Where AI is strictly
subject to the condition that the positive edt is equal to the negative
edt, one has to keep clearly in mind that the height of the pedestal is
generated by an IET system only in order to generate the proper reset
voltages. If somehow, as we shall see later, this voltage is delivered
from other sources, the pedestal may become higher or lower than expected
and thus becomes a very important aspect in equal power sharing for
multiple, parallel operating stages.
2.2.1.2 Performance Characteristics With bosses
All equations derived so far are valid under the assumption that all
losses are zero. Without going into a detailed analysis, let us simply
assume as in figure 2-18, that all losses are concentrated in one re-
sistor Rint which is in series with the load resistor and is inside the
filtering effect of capacitor C. It is understood that this simplifi-
ct,tion is not in rigid agreement with the actual loss situation, but it
gives us a simple insight into the output voltage characteristic as a
function of R.
Figure 2-18 shows a two-stage push--pull arrangement and, consequently,
Eq. 15 holds true.
_ E.ntonn2
Eout	 t	 ^n ' R 
5 
Rcrit and results in trapezoidal 	 (15)
off	 1	 current waveshapes
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Figure 2-1.'). Two Stage Circuit with bumped Losses
This output voltage, however, then appears across the series load combina-
tion of Rint and R. The actual output across R is then attenuated by
R	
, and we write for the output voltage across R
Rint + R
F. tin on 
n
2
E	 _ 
toff	
nl
	 R :^L R	 and results in	 (16)
out	 R. t	 crit
1 
+__In
R	 trapezoidal.current:waveshapes
For values of R equal to or greater than Rcrit, the output voltage in-
creases proportional to the ,,,FR
Winton n2
E	
_ toff. F n 
out	 Rint
1 + Rcrit
R	 R ^ Rcrit and results in	 (17)s
Rcrit	 triangular current waveshapes
Figure 2-16 shows the theoretical (lossless) and the actual output
characteristic of a two-stage (push-pull.) IET circuit as a function of the
load resistor. Input voltage, on-time, off-time, turns ratio, and induc-
tance are constant.
2.3 THE INDUCTIVE ENERGY TRANSFER CIRCUIT APPROACH
2.3.1 THE BLOCK DIAGRAM
The block diagram, figure 2-19, shows the complete .circuit configuration
of the 8-stage, 45 degree staggered breadboard unit. The original 2-
stage, 180 degree staggered unit was built along the same approach and
consisted of a pre-regulator stage, a control circuit, and:two.push-pull
stages. In the 8-stage version, this approach is repeated four times
and thus consists of four push-pull stages which are staggered 45 degrees.
The pre-regulator was in all cases either a regulated power supply or a
simple emitter-follower..
e
The control circuit employed used the well-known prir:ciple of superimpos-
ing a variable do voltage on a.triangular waveshape. The width of the
triangular waveshape "peaking" above the do voltage gives the desired
pulsewidth. The superimposed do voltage is controlled by an error ampli-
fier which compares a portion of the output voltage with a fixed ref -
-.	 =^
erence. The error amplifier thus.governs the superimposed do voltage
and hence the required pulsewidth.
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Figure 2-19. Inductive Energy Transfer Circuit Block Diagram
This principle is also employed in the digital control circuit, the oney,
difference being that the triangular waveshape is a digital version of
the analog triangular waveshape. A more detailed description is found
under paragraph 2.3.2.
All power stages use the same configuration except that their control
pulses are staggered according to the number of stages employed. A more
detailed description is given in paragraph 2.3.3.
During the .investigation, it was found that the power stages have a
tendency to share the power unequally. To overcome this problem } a cur-
rent balancing circuit was . required and is described later.
2.3.2 CONTROL CIRCUIT
2.3.2.1 Control Circuit History
An analog control circuit Approach was considered but due to circuit
component variation over the temperature range, a 30 percent variation in
pulsewidths could rrc ur for an 8 stage IET circuit. Therefore, this ap-
proach was abandoned and it was decided to use a digital approach.
2.3.2.2 Control Circuit Components and Functions 	 (See figure 2-20.)
1. (Z3) 2.56 MHZ clock.
2. (Zl and Z2) 8-bit divide by 256 counter.
3. Four 8-bit up-down counters staggered 45 degree.
a) (Z9 and ZIO) staggered 0 degree.
Y	 b) (Z16 and Z21) staggered 45 degrees.
c) (Z23 and Z26) staggered 90 degrees..
d) (Z29 and Z31) staggered 135 degrees.
4. Four 8-bit-NAND gates used to reset the 45 degree -staggered up-
down counters.
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a) (Z8) resets the 0 degree staggered up-down counter.
b) (Z28) resets the 45 degree staggered up-down counter.
c) (25) resets the 90 degree staggered up-down counter.
d) (Z18) resets the 135 degree staggered up-down counter.
5. Z2 signals 8, 8 controls and 0 degree staggered up-down counter.
b. Z37 dual flip-flop 8', 8' signals control the 45 degree staggered
up-down counter.
7. Z2 signals 7, 8, '7, and 8 which are controlled by (Z12 and Z15)
which control. the 90 degree staggered up-down counter.
S. Z37 dual flip-flop signals 7 1 , 8 1 , 7' and 8' 'which are controlled
by (Z38 and Z12) which control the 135 degrees staggered up-down
counter.
9. Four 8-bit'digital comparators which produce an output pulse when
their corresponding up-down counter digital number is greater
than the analog-to-digital control number.
a) (Z33 and Z34) controlled by the 0 degree staggered up-down
counter and prodvices an output pulse at 0 degree.
b) (Z17 and Z22) controlled by the 45 degree staggered up-down
counter and produces an output pulse at 45 degrees.
c). (Z24 and Z37) controlled by the 90 degree staggered up-down
counter and produces an output pulse at 90 degrees.
d) (Z30 and Z32) controlled by the 135 degree staggered up-down
counter and produces and output pulse at 135 degrees.
10. Pour 8-bit digital comparators which produce an output pulse
when the corresponding up-down counter digital number is smaller
than the analog-to-digital control number.
a) (Z40 and Z41) controlled by the 0 degree staggered up-down
counter and produces ar. output pulse at 180 degrees.
b) (42 and Z43) controlled by the 45 degree staggered up-down
counter and produces an output pulse at 225 deegrees.
c) (Z44 and Z45) controlled by the 90 degree staggered up-down
counter and produces an output pulse at 270 degrees.
d) (Z46 and Z47) controlled by the 135 staggered up-down counter
and produces an output pulse at 315 degrees.
11. (Z4) A/D control, (Z7.1) b1A converter (Z35) triple three input
NAND gate, and (Z13 and Z14) 8-bit tip-down counter make up the
analog-to-digital converter.
'4
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12. Reference diodes
a) CRl 6.4V zener diode is the reference diode for Z11 D to A
converter.
b) CR2 6.4V zener diode is the input amplifier offset reference
diode.
c) CR3 6.4V zener diode is a constant current network for CR2.
d. CR6 7.5V zener diode is the reference diode for the 180
degree clamp circuit.
2.3.2.3 Operation of the Control Circuit
The heart of the control circuit consists of four up-down counters, eight
digital comparators, and an analog-to-digital converter (see figure 2-20).
The four up-down counters are controlled to reset, count up to 128, and
then count back to 0. It takes 50 }sec (with a 2.56 MHz clock) to count
up from 0 to 128 and 50 µsec to count down from 128 to 0. This is con-
sidered one cycle, or 360 degrees. The four up-down counters are dis-
placed in time by 45 degrees (or 12.5 11sec).
Each up-down counter output digital number is fed into two digital com-
parators. The first digital comparator sets a digital number level which
is proportional to the analog voltage feed into the digital-to-analog
converter. If the up-down counters digital number is greater than the
analog-to-digital converter digital number, a high power level is produced.
This high output level remains until the up-down counter digital number
falls to a magnitude which is less than the analog-to-digital converter
digital number (see figure 2-21).
The second digital comparator sets the complement of the digital number
level which is proportional to the analog voltage feed into the analog-
to-digital converter. If the up-down counter digital number is smaller
than the analog-to-digital converter digital number, a high output level
is produced. This high output level remains until the up-down counter
digital number rises to a magnitude which is greater than the analog-to-
digital converter digital number. (See figure 2-22.)
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Figure 2-21. Output Pulsewidth Generation from the First Comparator
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Figure 2-22, Output Pulsewidth Generation from the Second Comparator
The 0 degree up-down counter with its first comparator will produce an
output pulse whose width is proportional to the analog input voltage and
lwill by symmetrically centered around the 0 degree part of the cycle.
The 0 degree up-down counter with its second comparator will produce an
output pulse whose width is proportional to the analog input voltage and
will be symmetrically centered around the 180 degree part of the cycle.
The other three-up-down counters with their comparators will produce the
following similar output pulses.
j
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1. 45 degree up-down counter and its first comparator will produce
an output pulse at 45 degrees.
2. 45 degree up-down counter and its second comparator will produce
an output pulse at 225 degrees..
3. 90 degree up-down counter and its first comparator will produce
an output pulse at 90 degrees.
4. 90 degree up-down counter and its second counter and its second
comparator will produce an output pulse at 270 degrees.
5. 135 degree up-down counter and its first comparator will produce
an output pulse at 135 degrees.
6. 135 degree up-down counter and its second comparator will produce
an output pulse at 315 degrees.
The analog-to-digital. converter consists oL an A/D control circuit, an
8-bit counter, a D/A converter, and a three input LAND gate. (See fig-
ure 2-23.)
VSENSE R3	 RS	 PtlBI
Pt(A)
R1
 - ----_ 
	
Z35
>Z4
}
ROL
R2 R4 
	 Z35
VR
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2
Figure .2.-23. Analog- to-Digi.tal Converter
Zil
D/A CONVERTER
$ BIT
UP'-DOWN
COUNTER
Resistors R1, R2, R3, R4, and R5 set the gain of the analog-to-digital
converter and also the voltage level of.V sense. The-circuit converts
an analog voltage to a digital number as follows: Assume initially that
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ithere is a voltage V at point (A) and the 8-bit counter is at 00000000,
therefore there is no current being sunk by Z11 and no voltage drop
across R5. The voltage at point (B) is therefore V. The comparator will
make the up line high and the down line low. A clock will get through on
the up line and cause the 8-bit countier to increase to 00000001.
This will produce a.small current flow through R5 (7..8 PA) and cause a
small voltage drop across R5 (39 mV). If voltage V is greater than this
voltage drop, the comparator will hold the up line high and the down line
low and allow a second clock to get through on the up line. This will
cause the 8-bit counter to increase to 00000010 and produce a larger cur-
rent flow through R5. This process will continue until the voltage drop
across R5 equals the voltage V at point (A) and the 8-bit up-down counter
will contain a digital number which will be proportional to the voltage V
at point (A).
2.3.2.4 Advantages and Disadvantages of the Control Circuit
2.3.2.4.1 Advantages
1, All 8 output pulsewidth magnitude information comes from a common
source (analog-to-digital converter) and since the pulsewidth
magnitude is produced digitally, all 8 output pulsewidths are
nearly identical. within X100 nsec.
2. All 8 output pulses are displaced nearly 45 degrees or 1=2.51sec
within X100 nsec. This is easy to accomplish with the divide
by 256 counter.
3. Phase shift is not a function of input voltage because the out-
put pulses are always symmetric around their staggered point
regardless of pulsewidth.
4. A change in clock frequency will not affect the IET circuit be-
cause the control circuit output pulsewidth to cycle period
ratio is a constant.
5. An automatic turn-on circuit causes the output pulsewidth to
, start at 0 pulsewidth and slowly build up to 180 degree or to
the desired pulsewidth over approximately a 1 second period.
6. Simplicity for adding more staggered stages.
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2.3.2.4:2 Disadvantages
The disadvantages of the control circuit are:
I. Circuit complexity
2. Insufficient resolution
2.3.3 THE POWER AND DRIVER STAGES
The schematic, figure 2-24, shows two 180 degree staggered IET stages,
their associated driver circuit and the output filter section. A single
stage description is presented since all stages are identical.
Inductor-transformer T2-1 is built around a Super-Perm 49 Twin C-Core and
carries two primary and one secondary windings. A Twin C-Cora was selected
because it allows the selection of the proper power handling capability
(Window Area times Cross Section) and simultaneous selection of the proper
ratio of Window Area over Cross Section. This selectivity in combination
with the selection of the core material allows optimizing for low core
losses, good coupling, low winding capacitance, low fringing flux and a
high winding factor.
The secondary winding feeds power through the diode CR9-1, the current-
balancing network, consisting of LIA/LIJ, and the parallel combination.of
L2 and C9 into the output filter capacitors CIO-C12 and the load Diode
CR9-1 allow operation of the secondary of the inductor-transformers only
during the off-time of the primary switching transistors. This provides
operation such that the input conditions are not directly reflected into
the output.
The primary winding is split into two sections which are connected in
series through Ql-1, one of the two switching transistors. In this wind-
ing configuration, the two halves of the primary winding serve as voltage
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Figure 2--24. Inductive Energy Transfer Circuit, Two
 as1
,:ts Typical Stages, 1800 Staggered of 8-
Stage System
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1
cviders for the two switching; transistors Ql-1 and Q2-1 and the two
! series connected input filter capacitors C5-1 and C6-1 which are common
to two stages. The transistors used in this application are high speed,
triple diffused planar transistors SVT400-5B and SVT400-3B which are pack-
aged in a T061 package with an isolated collector. The voltage breakdown
rating of both transistors is Viceo	 400 volt. Their peak collector
sus
current rating is 10 ampere and 6 ampere respectively. During the study
it became apparent that the SVT400-5B exhibited an exceptional high
failure rate (44 out of 50). The lower rated SVT400-3B under identical
conditions showed the opposite characteristic. The reasons for this
unexpected behavior are under investigation by the manufacturer of the
transistors.
In all stages, each switching transistor is protected against reverse
voltage by a diode across the emitter-collector and against excessive
voltage by a zener diode between collector and base. Further, all
primary windings are paralleled with an R-C despiking network. During
the dwell-time of the switching transistors, a parallel diode and capac-
itor in the base lead provides an off-bias voltage.
The driver stages use a current transformer (TI-1) with regenerative
feedback. The feedback turns-ratio is 1 to 5 and assures a sufficient
basedrive current proportional to the collector current.
The primary windings of two base drive transformers of two 180 degree 	
i
staggered stages are always parallel connected with reverse polarity.
In this connection, their primary sides can be controlled by one driver
stage. In the absence of a control signal, both primaries of these
current transformers are "sh0rt-circuited" by transistors Q5-1 and Q6-1 	 7
(both are conducting), which prevent them from generating any drive
signal during the dwell time of the control signal from the logic
circuit.
3
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The output of the power stages is channeled through the output diode
into a current balancing system which consists of a multifilar wound
inductor connected in series with a parallel L-C circuit. Output
filtering is accomplished by output capacitors (CIO through C12).
2.4 TECHNICAL ACCOMPLISHMENTS
2.4.1 COMPARISON.OY THE TWO APPROACHES: SERIES INVERTER VERSUS INDUCTIVE
ENERGY TRANSFER
At the beginning of the investigation, two circuit approaches were investi-
gated. These two conversion circuits were the:
a. Series Inverter
b. Inductive Energy Transfer
Both circuits were designed for a power capability of 100 to 500.watts
over an input voltage range of . 200 to 400'volts do and an output voltage
of 56 volts dc.
The series inverter showed promising performance results but implementa-
tion of pulsewidth-modulation for regulation purposes was severely
limited through the nonavailability of transistor switches capable of
carrying the high current spikes required to equalise the capacitor
voltages. This approach was therefore abandoned in favor of the inductive
energy transfer approach.
For information purposes, a general comparison of one series inverter
stage with a 2-stage inductive energy transfer supply is presented in
table 2-2. The following tabulation is based on computer calculations
and circuit component evaluations.
t
i i
y
i
s.
G
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Characteristic Series Inverter
Inductive Energy Transfer,
2 Stage
Input L-C filter. section Required, Required, smaller
Input ripple current, Arms 1.37 1.19
Output ripple current, A
rms
4.71 2.4
Power stage Fewer components More components, 2 stages
Inherent no-load losses No winding capacitence ,losses. Winding capacitor losses.
Always high resonant current Currents increase with load.
copper losses, full ac flux swing Small ac-flux swing
Output filter L-C larger; iripple larger C filter only; xripple smaller
Frequency limitations Limited by tank capacitor and core Favorable as Bac small and Bdc
dosses.	 Bac large large
Weight at equal flux density Lighter Heavier
Weight at higher flux density Heavier since no B increase is Lighter
allowed
Ripple current decrease 3 or multiphase Staggered, smaller stages
possibilities
Control circuit About equal
Ease of modular extension Possible Easier
Limiti.rig characteristic No present-day transistor can None inherent
carry balancing current spikes
f
i
i
12.4.2 THE TWO STAGE INDUCTIVE ENERGY TRANSFER APPROACH
The detailed circuit configuration of the 2 stage (push-pull) IET
circuit is depicted in the following illustrations:
a. Figure 2-25, Block Diagram
b. Figure 2-26, IET System, 2 Output Stages
c. Figure 2-27, Driver Circuit for 2 Stages
d. Figure 2-28, Coh.trol Circuit for 2 Stages
The block diagram, figure 2-25, shows that the input power supply
-required a capacitance multiplier to make it a useful source in spite
of its high output ripple voltage. It further shows that in order
to assure correct test results a common "star" ground was established
to which all metering was directly connected.. This technique was
adhered to in all circuit configurations. The block diagram also shows
the driver and control circuit, the output stages with input filters,
the two output diodes and the output filter. Power to the control
circuit was delivered from a regulated +15 volts do power supply.
Figure 2-26 shows the two output power stages with all associated compo-
nents and the connection to the self-regenerative driver circuit.
The driver circuit is shown in detail in figure 2-27. Two current trans-
formers TI and T2 are controlled from one driver circuit and provide
operation of two 180 degree staggered power stages in a "push-pull"
	
-i
arrangement.
The control circuit.is shown in figure 2-28. This circuit generates a
linear unijunction controlled ramp voltag which is amplified and fed
into terminal 2 of the comparator IM111H where it is compared with a do
voltage fed into terminal 3. The do level is generated by a differential
2-48
DVM: HR 2402A
Figure 2-25. Two Stage Inductive Energy Transfer Circuit Basic Test Set-up .
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Figure 2-28. Inductive Energy Transfer System Control Circuit
I	 I	 I
amplifier which compares a portion of the output voltage of the power
stages with a xener diode voltage and generates an error signal. This
produces a pulsewidth-modulated output at terminal 7 of the comparator
IM111H. These pulses are buffered, inverted and channeled through two
"AND" gates into the drive circuit. The "AND" gates are synchronously
controlled by the 3K Flip-Flop.
2.4.3 THE PERFORMANCE CHARACTERISTICS OF THE 2 STAGE IET APPROACH
Table 2-3 and figure 1 -29 show the measured performance data of the
2 stage IET circuit. Performance measurements were made for an input
voltage range from 200 to 400 volt dc, for an output power range of
about 100 to 500 watts and a regulated output voltage of 56 volts dc.
The efficiency was 90 t 1.5 percent over the input voltage and output
power range.
I
Since the overall circuit was not optimized and included the control
losses, there is no doubt that the two stage approach would exhibit
an overall efficiency better than 90 percent if optimized.
A relatively high ripple voltage at the input and output required the
use of commercially available electrolytic capacitors and thus did not
	 ja
meet the specified requirements to use flight approvable components.
Because large value 29F tantalum capacitors have delivery tunes in
excess of a year and because add-on modular construction is desired, it
was decided to pursue the 4 and 8 stage approaches, since these are
capable of reducing the ripple current and providing modularity.
2.4.4 THE DIGITAL CONTROL CIRCUIT
Based on the decision to pursue a 4 and an 8 stage staggered unit, a
decision had to be made as to whether or not an analog control circuit
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PERFORMANCE DATA OF THE 2-SWAGE IET CIRCUIT
E
Ri„ Ein fin Eout lout Input Output	 pin Pout Efficiency
(Approx) (V dc) (A dc) (V dc) (A dc) Ripple(mV rms)
Ripple
(mV rms)
	
M (W) o(lo)
Rcrit 28n 199.96 0.6323 56.119 2.050 205 115	 126.44 115.04 90.99
24.5 n 200.05 .0.7274 56.084 2.364 220 122	 145.52 132.58 91.11
21.4 S1 200.09 0.8715 56.074 2.838 235 132
	 174.38 159.14 91.26
18.4 n 200.00 0.9575 56.065 3.128 265 138	 191.90 175.37 91.39
Ein 15.311 200.24 1.082 56.048 3.532 280 145	 216.66 197.96 91.37
200V do 12.2 •r! 200.07 1.415 56.007 4.613 325 157	 283.10 258.36 91.26
10.7 n 200.30 1.616 55.990 5.274 350 172
	 323.69 295.29 91.23
9.2 n 200.31 1.879 55.961 6.119 380 175	 376.38 342.43 90.98
8.4 n 200.05 2.057 55.956 6.676 400 177	 411.50 373.56 90.78
7.7 n 200.25 2.287 55.922 7.368 420 180	 457.97 412.03 89.97
6.9 n 200.11 2.551 55.897 8.160 445 185	 510.48 456.12 89.35
6.2 n 200.05 2.861 55.864 9.070 470 182	 572.34 506.69 88.53
Rcrit 20n 300.01 0.5838 56.142 2.825 260 205	 175.15 158.60 90.55
18.4 91 299.91 0.6426 56.125 3.125 245 212
	
192.72 175.39 91.01
15.3 n 300.05 0.7286 56.115 3.548 260 212	 213.62 199.10 91.07
Ein 12.2 S'2 300.03 0.9476 56.079 4.614 310 228	 284.31 258.75 91.01
300V do 10.7n 300.15 1.081 56.056 5.261 325 218	 324.46 294.91 90.89
9.2 n 300.15 1.255 56.028 6.104 360 205
	 376.67 342.00 90.79
8.4-Cl 300.00 1.370 56.018 6.662 375 198	 411.00 373.20 90.80
7.7 n 300.08 1.52.1 55.992 7.382 395 188	 456.42 413.33 90.56
5.9 n 300.05 1.694 55.963 8.175 420 188	 508.29 457.50 90.00
6.2 n 299.94 1.896 55.933 9.086 450 190	 568.69 508.21 87.37
Rcrit 15.3 n 399.96 0.5544 56.157 3.543 255 285
	 221.74 198.96 89.73
12.2 n 399.95 0.7159 56.115 4.618 290 300
	 286.32 259.14 90.51
Ein '
10.7 n 400.28 0.8154 56.104 5.261 320 255	 326.31 295.16 90.43
9.2 n 400.21 0.9488 56.067 6.097 345 222	 379.72 341.84 90.02
400V do 8.411 400.09 1.033 56.064 6.646 360	 - 205	 413.29 372.60 90.16
7.7 n 400.12 1.148 $6.033 7.380 375 180	 459.34 413.52 90.03
6.9 n 400.33 1.274 56.003 8.175 400 175	 510.02 457.83 89.77
6.2 n 400.14 1.424 55.978 9.097 425 180	 569.80 509.23 89.37
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Figure 2-29. 2-Stage inductive Energy Transfer Circuit Efficiency versus Pout
would be capable of delivering not only equal pulses but also equally
spaced pulses over a temperature range of -200C to +75oC. An 8
45 degree staggered unit would at least require four ramp gener,
each of which would control two 180 degree staggered stages.
A previously developed IC-chip operated in a nearly identical ma
as the control circuit used in the two stage IET unit. However,
investigation of the effect of temperature changes on this circuit
showed that the analog approach could not meet the requirements for a
multistage time staggered unit (reference Appendix B). Therefore, the
digital control circuit described in paragraph 2.2.3 was chosen because
it precisely provided pulses of equal lengtli and equal spacing.
The digital control circuit is best suited for precise multistage
staggered control. pulses because of its inherent insensitivity to
temperature and its ease of stabilization. Currentiv the digital
circuit lacks adequate resolution because of frequency limitations of
components. A clock frequency and logic circuits capable of proper
operation at ten times the speed of the present circuit would increase
the resolution by a factor of 10. Commercial application components
are approaching this speed. However, they have not been qualified
for space Might hardware.
The analog sections of the control circuit are straightforward, but
they are important since they influence the transfer characteristic of
the control circuit.
2.4.5 THE OUTPUT-CURRENT BALANCING CIRCUIT
The individual inductor-transformer designed for and used in the IET
had a minimum inductance such that under minimum load requirements,
the current waveshapes remained trapezoidal. The design considerations
for this requirement have been discussed in paragraph 2.2.1.
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iWith trapezoidal current waveshapes on both primary and secondary sides
of the individual inductor transforni_rs, the individual current pulses
can be likened to a "dc-pedestal" with a triangular current waveshape
of amplitude AI superimposed on it.
The amplitude of U is an ae condition to meet the ac requirement for
positive edt to equal negative edt. It is expressed as
nI Al 1 = n2 Alt.
However, the do pedestal is generated by each stage to provide the appro-
priate output voltage to properly reset the core. This is always the
case if each stage operates by itself into its own load. I€, however,
an output voltage is already present across the load resistor and two
stages or more operate in parallel with the same load, then Lne ac
requirement must still be met to maintain proper operation and avoid
saturation. But the do pedestal, which generated the proper output
and reset voltage in the single stage case, is no longer required.
The output voltage is already present, either across the output filter
capacitor or from another stage which is already delivering current
to the common load, thus also producing voltage. As a consequence, two
stages may well operate with the same Al's but one stage may deliver
• do pedestal current while the other stage does not. This results in
• rather severe imbalance in output current and power even though the
conduction times, the two inductor transformer characteristics, the
switching transistor characteristics, and the output diode character-
istics are identical in each stage. Unequal on and off times, different
saturation voltages of the switching transistors, and different forward
voltage drops of the output diodes, play a minor part in the unbalance
in output postiier delivery. The two main reasons for the unbalance are
the output filter capacitor and the simultaneous current conduction
of the output windings of the inductor transformers into the common
load.
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It should be noted that the imbalance problem barely exists in two
stages of low output power and hence high output impedance.
A circuit was developed which balances the output current for 2, 4, 5,
or 8 stages. It consists of an inductor with multifilar windings
individually connected to the outputo of the inductor transformers.
The other ends of the windings are tied together and are connected in
opposing polarity to the output winding on the balancing inductor.
Under balanced conditions, all ampere turns on the balancing inductor
cancel. Under unbalanced conditions, a corrective edt is generated
and prevents full reset of output stages with lower currents. Thus,
a do pedestal current is introduced in the stages with too low output
current and their output current is increased. This balancing inductor
works well with a resistive load without filter capacitors across it.
The power supply specifications limit allowable output ripple and there-
fore output capacitors are necessary. To maintain, balanced output
current delivery, a parallel L-C combination was added between balancing
inductor and output filter capacitors.
The combination of the balancing inductor in series with the parallel
combination of ;an L-C circuit yielded balanced power delivery of all 	
i
stages into the parallel combination of load resistor and output filter 	
s
capacitor. However, it was observed that in the presence of a parallel 	
1
combination of load resistor and output filter capLz!--+rs, the parallel	 i
L-C combination between balancing inductor and outp°:Z filter capacitor
and load resistor was practically sufficient to maintain balanced output
current delivery from all stages.
;
	 This above new balancing concept has been developed, but more investi-
gation is required to establish all pertinent factors which govern the
1
i'	 operation of the balancing inductor and/or the parallel L-C combination
t	
in ma=.ntaining balanced power delivery from multiple stages.
i
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Total losses = (fixed losses) + (variable losses)
I	 I	 I	 I!	 I
2.4.5 THE PERFORMANCE OF THE 8-STAGE IET CIRCUIT
The room temperature performance of the 8-stage 45 degree staggered I.ET
system is shown in table 2-4 and figures 2-30 through 2-32.
The tabulated data in table 2-4 shows the steady-state regulation
against line and load variation, input and output ripple, and the ef;`i-
ciency at room temperature.
Figure 2-32 depicts the power losses as a function of output power and
yields a most int it.-esting insight into the performance of the 8-stage
unit, and points out ways for improvement.
Extrapolating the power loss curves to the no-load condition yields
the no-load losses of 32, 42 and 52 watts at input voltages of 200,
300, and 400 volts do respectively.
An inspection of the loss curves yields the information that the no-load.
losses consist of a fixed loss (12 watts) plus a loss that is proportional
to input voltage. The variable losses closely follow a quadratic rela-
tion to the output power or current.
A close approximation of all losses can be expressed in the following
mathematical equation;
TABLE 2-4
ROOM TEMPERATURE PERPOMONCE DATA FOR THE 8-STAGE IET CIRCUIT
N
I
a
Input Output
t L in in out out Ripple Ripple in pout Efficiency
(Approx) (V dc) (A dc) (V dc) (A dc) (mA p-p) (mV p•p) (W) (W) (°!o)
41.411 200.25 0.680 55.97 1.795 150 200 136.17 100.47 73.78
20.9 n 200.21 0.944 55.97 2.657 200 200 189.00 148.71 78.68
15.7 'n 200.30 1.216 55.97 3.530 200 2 G 243,57 197.57 81.12
12.5 n 200.03 1.530 55.97 4.518 250 150 306.05 252.87 82.62
Ein 10.5 n 200.61 1.805 55.96 5.382 250 150 362.10 301.13 83.18
200V do 9.0 n 200.33 2.119 55.96 6.324 300 200 424.50 353.89 83.37
7.8 n 200.16 2.378 55.95 7.088 250 300 475.98 396.57 83.32
7.0 n 200.18 2.714 55.95 8.051 350 300 548.24 450.45 82.91
6.3 n 200.41 2.998 55.95 8.891 100 350 600.83 497.48 82.79
31.4 n 300.25 0.488 56.24 1.804 150 150 146.52 101.46 69.24
20.9 n 300.00 0.662 56.19 2.665 50 200 198.60 149.75 75.40
15.7 in 300.70 0.842 56.19 3.542 200 100 253.19 199.03 78.61
12.5 fl 300.54 1.050 56.19 4.534 300 100 315.57 254.77 80.73
Ein P4 10.5 Sl 300,35 1.236 56.19 5.401 300 150 371.23 303.48 81.75
300V do 9.0 n 300.25 1.440 56.18 6.346 350 150 432.36 356.52 82.46
7.891 300.07 1.609 56,18 7.115 350 150 482.81 399.72 82.79
7.0 n 300.16 1.831 56.18 8.092 350 200 549.59 454.61 82.72
6.391 300.01 2.020 56.18 8.940 400 200 606.02 502.25 82,88
31.4 n 400.02 0.399 56.39 1.814 200 100 159.61 102.29 64.09
20.9 n 400.02 0.530 56.39 r 2.679 200 100 212.01 151.07 71.26
15.7 n 400.49 0.663 56:34 3.552 100 300 265.53 200.12 75.37
Ein
12.5 n 400.05 0.817 56.34 4.545 150 200 326.84 256.07 78.35
10.5 n 400.13 0.955 56.33 5.416 300 300 382.12 305.08 79.84
400V do 9,0 n 400.05 1.111 56.33 6.364 400 400 444.46 35BAS 80.67
7.8 n 400.16 1.239 56.33 7.134 400 400 495.80 401.86 81.05
7.0 n 400.03 1.403 56.33 8.105 n400 400 561.24 456.55 81.35
6.311 399.95 1.550 56.33 8.956 40u 400 619,92	 1 504.49 81.38
I
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where
Ein = input voltage (volts)
Pout = output power (watts)
Differentiation of equation 18 at a fixed input voltage demonstrates
that the highest point of efficiency occurs where fixed losses equal
the quadratic losses. As the fixed losses increase with increasing
input voltage, the highest point of efficiency will occur at higher
power levels at higher input voltages. This effect can be seen in the
efficiency curves where at higher input voltages, the highest point of
efficiency moves to the right.
The equation also indicates clearly that an improvement in efficiency
can best be accomplished in lowering the input voltage related losses.
However, a large number of small stages cannot compete in efficiency
with a low number of larger stages of equal total power. Whenever
components are used where power capability increases faster than the
heat or loss dissipating area, a low number of more powerful units will
be more efficient than a high number of low power components. This is
one of the reasons why the 8-stage unit does not meet the specified
efficiency, even though improvements are possible.
Performance data of the unit as a function of temperature is shown on
tables 2-5 through 2-7 and figures 2-33 through 2-39. Data was taken
at -200 , + 250C and + 750C.
The 8-stage unit displays an output ripple which does not meet the ripple
requirements. The main reason for non-compliance with the specification
rests with the resolution of the digital control circuit. Due to a
lack of flight approved logic components with high enough speed, the
resolution is limited.
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Input Output
Pin pout- inZ i n out Lout Ripple Ripple Efficiency
(Approx.) (V dc) (A dc) (V dc) (A dc) (mA p-p) (mV p-p) (W) (W) %
31.4 203.73 0.65 50.05 1.78 40 100 132.43 99.77 75.3
20.9 203.49 0.91 56.05 2.63 60 30 185.18 147.41 79.6
15.7 203.27 1.17 56.03 3.49 75 100 237.83 195.55 82.2
E.	 rd 12.5 203.02 1.48 65.03 1-.49 100 50 300.47 251.58 83.7in 10.5 202.85 1.75 56.02 '5.32 120 100 354.99 298,03 84.0200V do 9.0 202.65 2.04 56.02 6.21 150 100 413.41 347.88 84.2
7.8 202.51 2.31 56.01 7.03 150 200 467.80 393.75 84.2
7.0 202.33 2.64 56.01 8.01 150 100 534.15 448.64 84.0
6.3 202.22 2.91 56.00 8.83 200 100 588.46 494.48 84.0
31.4 300.85 0.47 56.28 1.78 50 50 141.40 100.18 70.8
20.9 300.68 0.65 56.27 2.65 60 40 195.44 149.12 '16.3
15.7 300.53 0.83 56.26 3.51 100 50 249.44 197.47 79.2
E-.	 "' 12.5 300.35 1.03 56.26 4.51 150 300 309.36 253.73 82.0yn 10.5 300.22 1.22 56.25 5.35 200 200 366.27 300.94 82.2300V do 9.0 300.09 1.41 56.25 6.25 200 200 423.13 351.00 83.0
7.8 299.98 1.59 56.24 7.08 200 250 476.97 398.18 83.5
7.0 299.86 1.80 56.24 8.05 200 150 539.75 452.73 83.9
6.3 299.79 -.99 56.14 8.88 150 200 596.58 499.41 83.7
31.4 399.64 0.38 56.43 1.79 60 50 151.86 101.01 66.5
20.9 399.54 0.52 56.42 2.65 80 150 207.76 149.51 72.0
15.7 399.46 0.65 56.41 3.53 100 75 259.65 199.13 76.7
E. 12.5 399.35 0.81 56.41 4.52 100 100 323.47 254.97 78.8in 10.5 399.18 0.95 56.40 5.37 150 100 379.32 302.87 79.8
400V do 9.0 399.24 1.09 56.39 6.26 200 150 435.17 353.00 81.1
7.8 399.20 1.24 56.39 7.11 200 100 495.01 400.93 81.0
7.0 399.16 1.40 56.39 8.09 200 150 558.82 456.20 81.6
6.3 399.17 1.54 56.39 8.91 200 200 614.72 502.44 81.7
n^
1
s
TABLE 2-5
PERFORMANCE DATA OF THE 8-STAGE IET CIRCUIT AT --200C
tamb -20oC	 26 January 1975
lin Eout lout
Input Output
pin poutRL pin Ripple Ripple Efficiency
(Approx.) (V dc) (A dc) (V dc) (A dc) (mA p-p) (mV p-p) (W) (W-, %
31.4 206.56 0.64 56.04 1.78 40 30 132.20 99.75 75.5
20.9 206.32 0.90 56.03 2.63 50 150 185.69 147.36 -79.4
15.7 206.10 1.16 56.02 3.50 100 50 239.08 196.07 82.0
E.	 sW 12.5 205.85 1.47 56.01 4.48 100 100 302.60 250.93 82.9
^ 10.5 205.66 1.73 56.01 5.32 100 100 355.79 297.97 83.72000 V do 9.0. 285.46 2.02 56.00 6.21 120 150 415.03 347.76 83.8
7.8 205.31 2.29 56.00 7.03 150 200 470.16 393.68 83.7
7.0 205.14 2.62 55.99 8.01 200 200 537.47 448.48 83.4
6.3 205.04 2.90 55.99 8.82 200 200 594.62 493.83 83.1
31.4 301.78 0.47 56.26 1.78 50 50 141.84 100.14 70.6
20.9 301.61 0.64 56.26 2.64 50 75 193.03 148.53 76.9
15.5 301.45 0.82 56.24 3.51 50 50 247.19 197.40 79.9
12.5 301.28 1.02 56.24 4.51 60 50 307.31 253.64 82.5
Ein sj 10.5 301.15 1.21 56.24 5.34 80 50 364.39 300.32 82.4
9.0 301.02 1.40 56.23 6.23 100 50 421.43 350.31 83.1300V do 7.8 300.92 1.59 56.22 7.07 100 50 478.46 397.48 83.1
7.0 300.81 1.80 56.20 8.05 250 500 541.46 452.41 83.6
6.3 299.90 2.00 56.20 8.86 400 500 599.80 497.93 83.0
31.4 400.42 0.38 56.42 1.79 60 150 152.16 100.99 66.4
20.9 400.33 0.52 56.41 2.65 60 50 208.17 149.49 71.8
15.7 400.25 0.65 56.40 3.53 70 150 260.16 199.09 76.5
E,	 s 12.5 400.18 0.80 56.39 4.52 100 50 320.14 254.88 79.6
In 10.5 400.12 0.95 56.38 5.36 100 50 380.11 302.02 79.5400V do 9.0 400.05 1.09 56.38 6.27 100 200 436.06 353.50 81.1
7.8 400.02 1.23 56.38 7.12 100 150 492.03 401.43 81.6
7.0 399.98 1.40 56.36 8.09 100 100 559.97 455.95 81.4
6.3 399.97 1.54 56.36 8.93 100 100 615.95 503.30 81.7
N
1
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TABLE 2-6
PERFORMANCE DATA OF THE 8-STAGE lET CMCUTT AT +250G
Iamb - +250C 25 January 1975
TABLE 2-7
PERFORMANCE DAD-. OF THE 8-STAGE :LET CIRCUIT AT +75°C
tamb "4 +75°C	 26 January 1975
r
a.
R
Z
(Approx.)
Ein
(V dc)
Ii
(A dc)
Eout
(V dc)
Tout
(A dc)
Input
Ripple
(mA p-p)
Output
Ripple
(mV p-p)
Pin
(W)
pout
(W)
Efficiency
%
31.4 229.4 0.59 56.13 1.79 100 200 135.35 100.47 74.2
20.9 229.1 0.83 56.11 2.65 200 400 190.15 148.69 78.2
15.7 228.9 1.07 56.10 3.51 200 300 244.92 196.91 80.4
Ein s^ 12.5 228.7 1.35 56.09 4.49 200 500 308.74 251.84 81.6
200V do 10.5 :,28.5 1.58 56.08 5.34 300 500 361.03 299.47 82.99.0 228.4 1.85 56.08 6.22 300 500 422.54 348.82 82.6
7.8 228.2 2.11 56.07 7.05 500 1000 481.50 395.29 82.1
7.0 228.0 2.42 56.07 8.02 500 1000 551.76 449.65 81.5
6.3 228.0 2.68 56.07 8.82 500 1000 611.04 494.54 80.9
31.4 300.5 0.467 56.29 1.79 80 300 140.33 100.76 71.8
20.9 300.3 0.645 56.26 2.65 100 50 193.69 149.09 77.0
15.7 300.1 0.826 56.28 3.52 100 200 247.88 198.11 79.9
E. 12.5 299.9 1.04 56.25 4.51 100 200 311.90 .253.69 81.3 n
30OV do 10.5 299.8 1.22 m5.25 5.35 200 s50 365.76 300.94 82.39.0 299.7 1.43 j6.23 6.25 200 200 428.57 351.44 82.0
7.8 299.6 1.64 56.22 7.08 500 500 491.34 398.04 81.0
7.0 299.5 1.88 56.20 8.05 600 600 563.06 452.41 80.3
6.3 299.4 2.09 56.21 8.86 1000 1000 625.75 498.02 79.6
v
N ^
&I
CD	 ^+
a
to
52768
ter. rn
200	 225	 250	 275	 300	 325	 350	 375
	
400
Ein,VDC
Figure 2-33. 8-Stage Inductive Energy Transfer Circuit Regulation as
Function of Input Voltage and Temperature
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Figure 2-36. 8-Stage Inductive Energy Transfer Circuit Efficiency versus
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Figure 2-37. 8-Stage Inductive Energy Transfer System Losses versus
Pout and E^in at -200C
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Figure 2 .38. 8-Stage Inductive Energy Transfer System Losses versus
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Figure 2-39. 8-Stage Inductive Energy Transfer System Lasses versus
Pout and Fin at +750C
Whenever input voltage and load conditions allow the digital control
circuit to operate on exactly one digit find n6t between digits) only
the 80 kHz ripple component is apparent and meets the ripple requirement.
If, however, the sensing circT:l t forces the digital control to operate
between digits (below resolution) the enutrol will flutter between one
or more digits. This results in the random appearing output ripple
"spikes" which are superimposed on the inherent 80 kHz ripple. Higher
clock frequency would require higher speed in the logic circuitry and
would increase resolution and decrease "ripple". At present, flight-
approved components meeting this requirement are not available.
Your analog control ramps could also have controlled 8 stages. Tempera-
ture drift calculations, however, indicated that uniformity in pulse-
width and spacing would be very difficult to achieve. For this reason,
as pointed out before, an analog control circuit was ruled out even
though it would not have shown the problem associated with digital
resolution.
The stability of tine 8 stage 45 degree staggered unit is reflected in
the Bode plots for minimum (20 percent) and maximum load, figures 2-40
and 2-41. The gain margins are -23 db and -22 db, respectively, and the
phase margins are 72 degrees and 50 degrees. As a gain margin of 6 db
and a phase margin of 45 degree is generally considered sufficient, the
unit displays a high degree of stability.
The 8 stage 45 degree staggered unit allowed operation with only 6 of
the 8 stages without upsetting performance to any unacceptable degree.
Thus, parallel redundancy is a capability of the multistage, staggered
approach. By the same token, the addition of other staggered stages
can be accomplished with relative ease and without requiring additional
filter circuits. An increase in number of stages raises the ripple
frequency and would not place a greater stress on the filter capacitor
at the same total output power levels.
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Figure 2-40. 8-Stage IET Stability at Minimum Load
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Figure 2-41. 8-Stable TFT Stability Data at Maximum Load
2.4.7 APPRAISAL OF PROBLEM AREAS ENCOUNTERED
The firm requirement to use flight proven or flight approvable hard-
ware caused deviations from the best approach and lowered the performance
characteristics and increased complexity. Of particular impact were
the requirements to use T061.packaged transistors. These transistors
had a ..ustained breakdown voltage of 400 volts and made it necessary
to operate with two capacitors in series on the primary side. Thus,
each stage operated with two transistors in series and with two input
filter capacitors in series. This resulted in double the number of
driver circuits, transistors, transistor protective devices, input
filter capacitors, etc. One transistor per stage with the appropriate
voltage and current rating would:have been the preferred choice and
would have considerably improved'efficiency and reliability and decreased
complexity. Elimination of the driver transformer would also have been
possible. It is expected that higher voltage components will be available
in the near future.
The k•zeadb:rard uses R-C despiking networks which cause losses between
20 and 25 watts. These losses can be reduced with energy recovery
networks.
The total losses caused by using lower voltage components and despiking
networks is more than 50 watts at full 'output poster. Considerable
improvement can be made by using higher .voltage components. Commercial
transistors that are available today can be used to demonstrate this
feasibility. Demonstration with flight proven or flight approvable
components can be appropriately left to later development..
The digital control circuit has the exceptional advantage of being
capable of delivering pulses of equal length and equal spacing with almost
no sensitivity to temperature changes. However, the logic circuit
..only operates proje3rly within a well specified voltage range. . Outside
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fhis range, performance of the logic circuit becomes unpredictable
and can cause failures of the power stages. This is the reason the
5 volt logic voltage is applied only after a delay and only after the
other voltages were established. The input voltage sensitivity of
the Logic circuit is thus a factor which must be taken into account
under all transient and steady state conditions. A separate logic
voltage regulator would therefore be preferable.
The resolution of the digital cont rol circuit .causes a flutter when the
sensing circuit is not compared with a specific number but rather
flutters between one or.several digits. The result is an apparent
output ripple. Components cap-able of operating at higher frequency
will eventually eliminate this problem below nominal ripp le voltage
values.
Output power balancing of all stages was a severe problem during the
developmental phase. Even though a solution was found, further in-
vestigation is required to clarify the different performance char-
acteristics of the circuit when operating into plair resistance load
or into a resistive load with filter capacitors across it.
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SECTION
REC.4MI;^P,NDATIONS FOR IMPROVEMENT IN TIM HARDWARE
For the 8 stage 45 degree staggered I:E T'uni.t the following improvements
in the hardware are recommended.
3.1 IMPROVEMENTS IN THE POWER STAGES
a. Use one transistor per stage and eliminate the series
transistors.
b. Where possible, eliminate the driver transformers and use an
all transistorized load current proportional drive circuit.
c. Avoid series connected input filter capacitors.
d. Eliminate despiking networks and employ energy recovery
techniques.
e. Perform-a detailed investigation of the operating char-
acterstics of the balancing circuit, i.e., the characteristics
of the balancing inductor, and of the parallel L-C combination.
Investigate operation into plain resistive load and into
resistive load with filter capacitors.
3.2 IMPROVEMENT IN THE DIGITAL CONTROL CIRCUIT
a. Achieve better resolution by using higher frequency components
and eliminate or decrease "ripple voltage" caused by insufficient
resolution.
b. Drive all logic circuits from a well defined and regulated voltage
source such that operation in the "grey area" of unpredictability
is-eliminated.
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3.3	 IMPROVEMENT IN AIMIIARY. SUPPMS
Provide power supplies which Meet all input . requirements.
	 Whenever !
input requirement's are not met, this should at least assure proper
d operation of a logic circuit which disables the supply completely
and..'protects against improper operation of the power stages.
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1SECTION 4
CONCLUSIONS
During the course of the contract, several areas of new technology
ware explored.
These areas included the use of an all digital control circuit. Its
advantages,.di.sadvantages, and future possibilities were explored.
The circuit allowed precise generation of pulses of equal length,
equal spacing and easy stabilization.
This program demonstrated that the 8-stage circuit has built-in re-
dundancy and can continue to operate when one pair of stages is lost.
It also showed that filter requirements are reduced and that the
modular approach provides add-on power capability.
In the area of efficiency, the multiple stage unit cannot compete
with the 2-stage 180 degree unit.
Depending on the requirements.of the supply, the 2-stage and the
multiple, staggered-stage approach both have advantages and disadvan-
tages which must be carefully weighed before committing a system to
one approach.
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SECTION G
RECOMMENDATIONS
Due to the different performance characteristics obtained when operating
into a pure resistive or into a resistive load with a filter capacitor,
it is recommended that an additonal investigation be conducted. The
effort should consist of a complete theoretical analysis leading to a
comprehensive design procedure.
APPENDIX A
COMPUTER PRINTOUT
w
APPMDIX A
SAVE OVER ENTRAN51
}RUN	 I
11:33	 AUG 12 ENTRANS 1...
THIS IS INDUCTIV ENERGY TRANSFER SYSTEM ENTRANSI.
THE FOLLOWING VALUES FOR A SINGE  STAGE 1 NDUCT I VE ENERGY TRANSFER
SYSTEM WITH PRIMARY AND SECONDARY WINDINGS ARE CALCULATED AT
MAXIMUM OUTPUT POWER P2- 250 WATT AS FUNCTION OF INPUT VOLTAGE E1
AND TURNS RATIO PRIMARY / SECONDARY- K- N1/N2:
T1- ON-TIME OF PRIMARY WINDING, D o
 DUTY CYCLE OF PRIMARY WINDING,
E3- MAXIMUM BLOCKING VOLTAGE OF INPUT SWITCH, L2- MINIMUM
REQUIRED SECONDARY INDUCTANCE, L1- CORRESPONDING PRIMARY INDUCTANCE,
Q1- TOTAL CHANGE IN INPUT CURRENT AS CAUSED BY E1*Tlq 02- TOTAL
CHANGE IN OUTPUT CURRENT AS CAUSED BY E2*(T-T1), 11- AVERAGE
INPUT CURRENT DURING T1 9
 12- LOWEST INITIAL VALUE OF INPUT CURRENT,
13- HIGHEST END VALUE OF INPUT CURRENT, 14- RMS VALUE OF INPUT
CURRENT, 15- AVERAGE VALUE OF INPUT CURRENT, 16- RMS RIPPLE
CURRENT ON AVERAGE INPUT CURRENT, Al THROUGH A6 ARE THE CORRESPON
DING CURRENT VALUES IN THE SECONDARY WINDING, N4- REQUIRED INCH TO
THE FOURTH OF TOROIDAL INDUCTOR-TRANSFORMER,
THE OUTPUT VOLTAGE IS CONSTANT AT E2- 56 VOLT DC. THE MAXIMUM
OUTPUT POWER IS P2- 250 WATT AND THE MINIMUM OUTPUT POWER IS
P3- 50 WATT, THE FREQUENCY IS F- 5000 HZ AND THE DURATION OF ONE
PERIOD IS T- 1/F. THE SELECTED PEAK FLUX DENSITY IS B- 6 KG. THE
SELECTED CIRC-MILS PER AMPERE ARE C- 500. THE SECONDARY MINIMUM
INDUCTANCE L2 1S CALCULATED SUCH THAT THE RESET TIME AT MINIMUM
OUTPUT POWER P3 1S EQUAL TO THE OFF-TIME. HENCE THERE IS NO
INTERRUPTION IN CURRENT FLOW IN THE INDUCTOR - TRANSFORMER
AND ALL CURR ENT- WAVES HAP ES ARE TRAPEZOIDAL. LOSSES ARE NEGLECTED.
K- 1	 E1- 200	 T 1- 4.37500E-05 D- ,218750
E3- 256	 L2- 3.82813E-03 L1- 3.82813E-03
D1- 2.28571 D2- 2.28571 11• 5.71429
12- 4,57143 13• 6.85714 14- 2.69037
15- 1.25000 16- 2.38235
A1- 5,71429 A2- 4.57143 A3- 6,85714
A4- 5,08432 A5- 4.46429 A6- 2.43321
N4- .485918
K. 1	 E1- 250
	 T1 n 3.66013E-05 0- .183007
E3- '306	 L2- 4.186421;-03 L1- 4.18642E-03
01- 2.18571 D2- 2.18571 11- 5,46429
12- 4.37,143 13- 6.55714 14- 2.35311
15- 1	 16- 2.13006Alm 5.46429 A2- 4.37143 A3- 6.55714
A4- 4.97186 A5- 4.46429 A6- 2.18850
N4- .478756
K- 1	 £1- 300	 T1- 3.14607=-05 D- +157303
E3- 356	 LL"- 4.45398E-03 L1- 4.45398E-03
D1- 2.11905 02- 2.11905 11- 5.29762
12- 4.23810 13- 6.35714 14- 201508
15- .833333 16- 1.94399
A1- 5.29762 A2- 4.23810 A3- 6.35714
A4- 4,89545 A5- 4.46429 A6- 2.00887
N4- .472620
A-2
D- .137931
4.66112E-03
11- 5.17857
14- 1.93605
X43- 6.21429
A6- 1.87003
D- .122807
4.82610E-03
11- 5.08929
14- 1.79533
A3- 6.10714
A6- 1.75872
on .358974
1.03090E-02
11- 3.48214
14- 2110017
A3- 8.35714
A6- 3,40224
K. 2 Elm
On 312	 L2-
D1= 1.39286
12- 2.78571
15- 1.25000
A 1- 6.96429
A4* 5.61294
N4= .503245
K- 2 E1=
E3- 362	 L2-
01- 1,29286
12- 2.58571
15- 1	 16-
A 1- 6N46429
A4- 5.40770
N4- .498742
K. 2 El-
E3- 412	 L2-
D1- 1.22619
12- 2.45238
15- .$33333Alm . 6. #3095
'A4- 5.26643
N4- .494229
K= 2 E1=
E3- 3462	 L2=
01- 1.17857
12- 2.35714
g5- .714286
A'^= 5.89286
A4- 5.16315
N4= .489932r
K . 1	 I	 E1-
E3- 406	 L2-
01- 2.07143
12- 4.14286
15- .714286
Ala 5.17857
A4- 4.84013
N4- 4467323
KM r+	 G1"
E3- 456	 L2-
Dl- 2.03571
12- 4.07143
15- *625000
A la 54$929
A4- 4.79822
N4- .462706
350	 T1-
4,66112E-03
02-
13-
16m
A2-
On
400	 Tl-
4.82610E-03
02-
13M
16m
A2-
A5-
2.75862E-05
L1-
2.07143
6.21429
1.79947
4.14286
4.46429
2.45614E-05
L1-
2.03571
6.10714
1.68303
4.07143
4.46429
200	 T 1-
2.57725E 03
D2-
13-
16-
A2-
On
7.17949E-05
L1n
2.78571
4.17857
1.68767
5.57143
4.46429
250	 T1- 6.18785E-05 0- .309392
2.99136E-03 On 1.19654E-02
02m 2.58511 11= 3.23214
13- 3.87857 14- 1.80976
1.50839
A2- 5.17143 A3- 7.75714
A5- 4.46429 A6- 345178
300	 T1- 5.43689E-05 D- .271845
3.32548E-03 L1- 1.33019E-02
02- 2.45238 11= 3.06548
13- 3.67857 14- 1.60892
16- 1.37629
A2- 4.90476 A3- 7.35714
Asp 4.46429 A6- 2.79382
350	 T1- 4.84848E-05 D= 0242424
3.59963E-03 L1- 1.43985E-02
D2- 2.35714 11- 2.94643
13u 3.53571 140 1.46036
16- 1.27375
A2- 4.71424 A3- 7.07143
A5- 4.46429 A6- 2.59390
A-3
K- 2 E1- 400	 Tim 4.37500E-05
	 D- .218750
E3- 512	 L2- 3x82813E-03 On	 1.531251+-02
01- 1.14286 02- 2.285 71	 11- 2.85714
12- 2.28571 13- 3.42857
	 14- 1.34519
15- .625000 16- 1.19118
A li- 5.71429 A2- 1.57143	 A3- 6.85714
A40 5.08432 A5- 4.46429	 A6- 2,43321
N4- ,485918
'	 K- 3 Ei- 200	 T 1- 9.13043E-05	 Dn .456522.
E3- 368	 €.2* 1..85255E-03 L1-	 1.66730E-02
D1- 1.09524 D2- 3.28571	 11- 2073810
12- 2.19048 13- 3,28571	 140 1.86232
-,	 15- 1.25000 16- 1.38049
Afin 8:21429 _	 A2- - 6;57143 9:8571' T 4
A40 6.09589 A5- 4.46429	 A6- 4.15091
Now 0507951
K- 3 E1- 250	 T1- 8.03828E-05	 D- 9401914
E3- 418	 L2- 2.24354E-03 Lim	 2.01918E-02
D'1- •995238 02- 2.98571	 115- 2.48810
12- 1.99048 13- 2,98571	 14- 108785
15- 1	 16- 1.23340
A1- 7.46429 A2- 5.97143	 A3- 8.95714
A4* 5.81094 A550. 4.46429	 ON 3.71983
N4- .505956
K- 3 E1- 300	 71- 7.17949E-05	 on .358974
E3- 468
	
L2- 2.57725E-03 L1-	 2.31953E-02
D1- .928571 D2- 2.78571
	
11- 2.32143
12- 1.85714 13- 2,78571	 14- 1.40011
15- ,833333 16- 1.12511
Al- 696.429 A2- 5x57143	 A3- 8.35714
+	 A4- 5.61294 A5- 4. 1 6429	 A6- 3,4.0224
N4- .503245
K- 3 E1n 350	 T1- 6.48649E-•05	 D- .324324
E3- 518
	
L2- 2.86340E-03 L.1-	 2.57706E-02
Din .880952 02- 2.64286	 11= 2.20238
12- lo76190 13- 2,64286	 14- 1.26258
15- .7.14286 16- '1.04111
• Ale 6.60714 112w 5.28571	 A3- 7x9285.7
A4- 5,46713 A5- 4x46429	 A6- 3.'15-588
N4- 4500263
K- 3 E1- 400	 T1- 54191549E-05	 0- . , 295775
E3- 568	 1.2- 3.11049E-03 L1-	 2,79944E-02
01- .845238 p2- 2,53571	 11n 2.11310
12- 1,69048 13- 2.5357.1	 14- 1#15685
.15- .625000 16- .9T34S3
A 1- 6.33929 A2- 5.07143	 A3- 7.60714
A4* 5.355.16 A50 4.46429	 A6 2.95.768
N40 .497222
1
Ksk 4 El- 200	 T1` 1.05660E-04 on .528302
E3- 424	 L2- 1.39551E-03 L1= 2.23282£-02
01- .946429 D2- 3.78571 11- 2.36607
12- 1.89286 13- 2.83929 144 1.73119
15- 1.25000 16- 1.19772
` Al- 9.46429 A2- 7.57143 A3- 1103571
A4- 6.54329 A5- 4.46429 'A6- 4,78380
N4- .508228
K- 4 E.1- 250	 T1- 9.45148E-05 on	 - .472574.E3- 474	 L2- 1.74473E-03 L1- 2.79158E-02
D1- •846429 D2- 3.38571 11- 2.11607
120 1.69286 13- 2.53929 14 n 1.46434
15- 1	 160 1.06971Al- 8.46429 A2- 6.77143 A3- 10.1571
A4- 6.18796 A5- 4.46429 A6- 4.28497
N4- .508241
K- 4 E1- 300	 T1- 8.54962E-05 D- .427481
E3- 524	 1,2- 2.05582E-03 L1- 3028932E-02
D1- .779762 D2- 3111905 11 1.94940
12- 1.55952 13- 2.33929 140 1,28-J03
15- 1833333 16- .975561
A1- 7.79762 A2- 6.23810 A3- 9.35714,
A4- 5.93927 A5- 4.46429 A6- 3,91728
W4- .507056
K. 4 E1- 350	 T1- 7.80488E-05 D- .390244
On 574	 L2- 2.33195E-03 L1- 3.73111E«02
01- .732143 D2- 2.92857 11- 1,83036
12- 1.46429 13- 2.19643 14!p 1615101
15- .714286 16- .902566
Al- 7.32143 A2d 5.85714 A32t 8,78571
A4- 5.75506 A5- 4.46429 A6- 3.63193
114- .505323
K- 4 E1- 400	 T 1- 7.1794) E-05 D- .356974
E3- 624	 L2- 2.57725E-03 L 1- 4.12360E-0201-
.696429 D2,, 2078571 11- 1.74107
12- 1,,,39286 13- 2.08929 1491 1.05009
15- .625000 126- .843833
A1- 6,96429 A2- 5.57143 A3- 8,35714
A4- 5.61294 A5- • 4,46429 A6- 3,40224
H4- .503245
1;- 5 E1- 200	 Tl- 1.16667E-04 D- .583333
ON 480	 L2- 1.08889E-03 L1- 2,72222E-02
01- .857143 02- 4.28571 11- 2,14286
12- 1.71429 13- 2.57143 14- 1164751
15- 1.25000 16- 1.07321
Al- '10.7143 Ala 8.57143 A3- 12.8571
A4- 6.96200 A5- 4.46429 A6- 5,34224
N4 1b .506651 A-5
it
Ka
E3m
Q1+
12•
15-
11-
A4-
N4-
5	 1	 E1-
530
	
L2-
.757143 .
1.514 29
1.	 1.6-
9.46429
6.54329
.508228
5 	 E1-
580	 L2-
.690^ 76
1.38095
.833333
8.63095'
6.24858
.508357
5	 El-
630	 L2-
.642857
1.28571
,7.14286
8.03571
6.02927
.507645
5	 E1-
680	 L2-
.60 7'1#3
1,21429
.625000
7.58929
5.85939
.506434.
Be .528302
3*48879iE-02
I1- 1.89286
14 0 1938495
A3- 11.3571
A6- 4,78380
Dig 0"482759
4.19501 E-02
11- 1.72619
14- 7.20734
Me 10.3571
A6- 4.37206
Q- .444444
4.83951E-02
11 40 1.60714
Re 1.07855
A3- 9.64286
A6- 4.05243
Be .411765
5.42561E-02
11- 1.51786
14- 980464
A3n 9,10714
A6- 3.79508
I
1.25373E-04
L1-
4.78571
2.39286
.981475
9.57143
4.46429
1914676[-04
L1-
4.1857'1
2.09286
8.3 7143
4.46429
A-6
Be .626866
3.14368E-02
11- 1.99405
14- 1.58927
A3- 14.3571
A6 01 5.84759
on .573379
4.10954E-02
t11,^- 1.74405
M e 1.32940
A3- 12,5571
A6- 5.23532
,r•
250
	 T 1e
'3.39551 E-03
Q 2-
13-
,958173
A2-
On
300	 T 1-
1.67$00E-03
02-
r 3^
16-
A2-
A5-
350	 T 1-
1.93580E-03
D2#
13-
16-
A2-
A5-
1.05660E-04
L1«
3.78571
2.27143
7.57143
4.46429
9.65517E-05
L1-
3.45238
2.07143
.873629
6.90476
4.46429
8.88889E-05
L1-
3.21429
1.92857
.808122
6.42857
4 .46429
400	 T 1-
2,17024E-03
02-
13-
16W
A2-
A5
8.23529E-0.5
L 1-
3x03571
1.82143
.755437
6.0.7'143
4.46429
.4
6	 El-
536	 L2' m
.797619
1.595 24
1.25000
1'1,9643.
7.35697
.504255
6	 E1-
586	 L2-
.697619
'1.39524
1	 16*.
10.4643.
6,88029
.507054
200
	 T 1-
0.73246E-04
D2#
13m
16-
A2-
A5-
250
	
T 1m
1,14154E-03
02-
13-
.875953 
A2-
A5-
Kw
E3-
01+.
12*
15-
A le
A4-
N4-
K-
E3-
Ole
12-
15-
Alm
A4-
N4-
K-
E3-
01-
12-
15-
A 1s
A4-
N4-
Kos
E3-
Dl-
1 2-
15m
Ale
A4-
N4F
Kn
E3-
Q1-
12-
15.
A 1-
A4-
Me
I I	 I ':S
t
K- 6 E1- 300	 T l- 1.05660E04 D- .528302
E3- 636	 L2- 1.39551E-03 Lim 5o02385E-02
Dim .630952 020 3.78571 11- 1957738
IZ-t 1,26190 13- 1.$9286 14- 1.15413"
15- .833333 1603 .798477
Al1. 9.46429 A2- 7.57143 A3- 11.3571
A4- 6.54329 A5 an 4.46429 A6- 4.78380
N4- .508228
K- 6 E1- 350	 T1- 9.79592E-05 D- .489796
E3- 686	 L2- 1.63265E03 L.1s+ 5.87755E 02
D1* .583333 02- 3.50000 11. 1,45833
12- 1.16667 '13- 1.75000 14- 1.02740
15- .714286 161 .738479
Al- 8.75000 A2- 7.00000 A3- 1045000
A4- 6.29153 A5- 4.46429 A6- 4,43323
N4- .508406
K- 6 E1- 400	 T 1- 9.13043E-05 D• .456:522
E3- 736	 L2- 1.85255E-03 L1- 6.66919E-02
131- .547619 D2- 3.28571 .1.1- 1.36905
12- 1.09524 137 `1.64286 140 •931162
15- .625000 16- 0690245
A1- 8,21429 A2- 6.57143 A3- 9.85714
k40 6.09589 A5- 4946429 A6- 4.15091
X14- .507951
K. 7 E7- 200	 T1- 1.32432E-04 D- .662162
E3- 592	 L2- 7.15851 E-04 L1- 3.50767E-02
D1- .755102 D20 5,28571 11- 1.88776
12- 1.51020 13- 2,26531 14- 1.54634
15- 1.25000 16- .910306
A1- 13.2143 A2- 10.5714 A3- 15.8571
A4- 7.73168 A5- 4.46429 A6- 6831261
N4- ,501515
K- 7 E1- 250	 T1- 1.22118E-04 D- .610592
E3- 642	 L2- 9.51078E--04 L1- 4.66028E-02[11- .655102 D2- 4.58571 11- 1.63776
12- 1.31020 13- 1.95531 14o 1.28825
15- 1.	 16- .812153
Alm ' 11.4643 A2- 9.17143 A3- 13..7577
A4- 74'20154' A54 4.46429 A6- 5.65088
M4- .505274
K- 7 E1- 300	 T1- 1.13295E-04 D- .566474
E3- 692	 L2- 1.17879E-03 L1- 5.77607E-02
01- .588435 D 2m 4.11905 11- 1.47109
12- 1.17687 131. 1.76531 14- 1,11456
15- .833333 16- .740141
A1- 10.2976 A2 n 8.23810 A3tl 12.3571
A4- ' 6.82528 A5- 4.46429 A6- 5.16281
N4- .507303
A-7
3K- 7 E1- 350	 T1- 1.05660E-04 on 9528302E3- 742
	 1.2- 1.39551E-03 L1- 6..83802E-02
01- .540816 02w ` 3.78577 11- 1.35204
12- 1.08163 13- 7.62245 14- .989252
15» .71428.6 16- ,684409{ Al- 9*46429 A2- 7,57143 A3*+ 7113577
A4- 6.54329 A5- 4.46429 A6- 4.78380H4- .508228
4
K- 7 E1- 400
	
T1- 9.89899E-05 0-
u
.494949}	 E3- 792	 L2; 1959984E-03 L1- 7.83920E-02
01- .505102 02- 303571 I1- 1.26276
12- 1001020 13- 1.51531 14- 089428515- .625000 160 .630625
Al- 8.83929 A2- 7.07143 A3-• 10,6071A4- 6.32355 A5- 4,46429 A6- 4947855N4- .508426
K- 8 E1- 200	 Ti- 1.38272E-04 on
i
.691358
E3- 648
	 L2n 5.971470E-04 L1- 3082381E-02
D1- ,723214 02- 5.78571 11- 1,80804
12- 104 14643 13- 2.16964 14- 1.51333
15- 1.25000 16- 9853041
Al- 1 14.4643 A2- 11.5714 A3- 17.3571
M. 8.08911 A5- 4.46 1429 A6- 6.74565
N4- .498661
K- 8 El- 250	 T 1- 1.28367E-04 as .641834
E3 n 698
	 L2- 8.04591E-04 L1- 5.114938E-02
01- .62321 1 D2- 4098571 11- 1.558014
12- 1.24643 13- 1.86964 14- 1.25651
15- 1	 16- .760795
Alm 92.4643 A2- 9,971143 A3- 14.9571
A4- 7,50906 Ass 4.46 1429 A6- 6003790
N4- .503184
K- 8 E1$ 300	 T 1- 1.19786E-04 D- .598930
E3-, 748	 L2- 1.00889E-rJ3 L1- '6.456921:-02
D1- .556548 1?2- 4. 145238 I1- 1.39137
12- 1.11310 130 19669614 14- 1.08394
15- .833333 16- .693173
A 1- 11.9310 A2- 8.90 1476 A3- 13.3571
M. 7.09608 A5- 4.46429 A6- 5.51584
N4- .505913
K- 8 E1- 350	 T1- 1.12281E-04 D- ,5611404
E3- 798
	
L2- 1.20653E-03 L1- 7.72176E-02
01- 0508929 02- 14.071143 11- 19.27232
12- 1.01786 13- 1.52679 14- .959645
15- .714286 16- .640870
Al- 10.1786 A2- 8.114286 A3- 12,2143
's	 A4- 6,78571 A5- 4.461 29 A6- 5011039
N 14- :507469
A-8
I	 ._	 I	 i	 1	 I	 I	 I
K- 8 El- 400	 T1- 1.05660E-04 D» .528302
E3- 848	 L2- 1.39551E-03 L1- 8.93129E-02
01w .473214 D2- 3.78571 11- 1.18304
12- .946429 13w 1.41964 14- .865596
15- .625000 16- 059885s
Al- 9.46429 A2- 7,57143 A3- 11.3571
`	 A4- 6.54329 A5- 4.46429 A6- 4.78380
N4- 0508228
K- 9 E1n 200	 T1- 1.43182E-04 on .715909
E3- 704	 L2- 5.06198E°04 L1w 4.10021E--02
01- 9698413 02- 6.28571 11- 1.74603
12- 1.39683 13• 2.09524 14- 1.48716
15= 1.25000 16- x805692
Al- 15.7143 A2- 12.5714 A3- 18x8571
A4- 8943140 A5- 4.46429 A6- 7.15252
N4- x495814
K- 9 E1- 250	 T1- 1.33687E-04 D- .668435
E3- 754	 L2- 6.89514E-04 L1- 5.58507E-02
111- .598413 02- 5.385 7 1 11- 1.49603
12- 1019683 1.3- 1.79524 14- 1.23125
15- 1	 16- .716317
Al- 13.4643 A2- 10 x 7714 . A3- 16.1571
A4- 7.80448 A5- 4.46424 A6- 6,40156
Now .500948
Ka 9 E1- 300	 T1- 1.25373E-04 0- .626866
E3- , 804	 L2- 8.73245E-04 L1- 7.07329E-02
01- .531746 02- 4.785.71 11- 1032937.
12- 1.06349 63- 9.59524 14- 1.05952.
15- x833333 16- ®654317
Al- 11.9643 A2- 9.5 7143 A3- 14.3571
A4- 7.35691 A5- 4,46429 A6- %84759
N4- •504255
K- 9 E1n 350	 T1- 1.18033E-04 D- .590164 .
E3- 854	 Uo 1.05348E-03 L.1- 8.53319E 02
DIN o484127 0 2- 4.35714 11- 1.21032
12- .968254 13- 1x45238 14- .935970
Y	 15- .714286 16- x604843
141* 10.8929 A2W '8,71429 A3= 73.0714
A4- 7.01977 A5- 4.46429 A6- 5.41732.
N40 .506344
K- 9 E1n 400	 T1- 1.11504E-04 D- •557522
E3w 904	 L2- 1.22797E-03 L1= 9.94659E-02
D1- .448413 02- 4x03571 H- 1972103
12- .895825 13- 1.34524 1-4- .842607
15s .625000 16- x565121
A1- 10,0893 A2- 8.07143 A3- 12.1071
-A4- 6.75589 A5- 4.45429 A6- 5x07072
N4- .507588
A-9
iK= 10	 E1- 200	 T1- 1.47368E-04 DA .736842
OR 760	 L2- 4,34349E-04 OR 4o34349E-02
.	 01- .678571 D2- 6.78571 11- 1,69643
12- 1.35714 _	 13- 2.03571 14ft 1.46588
150 1.25000 16- .765709
A1- 16.9643 A2- 13.5714 A3- 20.3571
Ak- 8.76032 A5- 4946429 A6- 7.53746
114- .493034
K- 10	 El- 250	 T1- 1.38272E-04 D- .691358
OR 810	 L2-0 5.97470E-04 L'- 5.37470E-02
01- . .578571 02- 5.78571 11- 1.44643
2* 1.15714 13- 1173571
	 - 14- 1.21067
150 1	 16- .682433
Al- 14.4643 A2- 11.5714 A3- 17.3571
A4- 8.08911 OR 4*46429 A6- 6.74565
MR
r
.498661
Kw 10	 E1- 300	 T1- 1.30233E-04 D- .651163E3- 860:	 L2- 7.63223E-04 L1- 7*63223E-02}	 01- .511905 112- 5.11905 11- 1.27976
12- 1102381 OR 1.53571 140 1.03956
15n .833333 16- .621485
Al- 12.7976 A2- 10.2381 A3- 15,3571
A4- 7.60881 OR 40'46429 A6- 6,16151N40i .502449
K- 10	 E1- 350	 T1- 1.23077E-04 Be .615385On 910	 L2- 51.27811E-04 L1- 9.27811E-02
IN! .464286 112- 4.64286 11- 1.16071
z	 12- ,928571 13- 1639286 148 ,916589
150 .714286 160 .574397
AIR 11.6071 ek2» 9.28571 OR 13.9286
A4s 7.24628 A5- 4.46429 A6- 5.70777H4-} .504990
K- 10	 El- 400	 T1- 1.16667E-04 no .583333
£3- 960	 L2- 7.08889E-03 On 0108889
k	 0110 .428571 112- 4.28571 11- 1.07143
12- .857143- 13- 1,28571 14- .823754
15 n .625000 16- .536606
Al- 10.7143 A2- 8.57143 A3- 12.8571
A4 11 6.96200 A5- •4.46429 A6- 5.34224
N420 .506651
106 HALT
A-10
i

'__	 ^	 I	 I	 I	 i
APPENDIX B
TEMPERATURE CHARACTERISTIC CALCULATIONS. FOR AN
ANALOG CONTROL CIRCUIT
1. Calculations of the power transistor on time period variation for
the analog control circuit design.
t = C	 Vhigh-Vcomp,
w	 i
Vhigh = IOV - VUI - VCEQISAT
VREF - Vs
Vcomp _ VREF + Voszl +	 RI R2 - R	 R + Vosz2
RI + R2 + R3)
V	 = V + V	 + V	 + (VREF - mss'
comp	 REF	 oszl
	
osz2
 (RI"
i = VD2 VBEQ2 = 0.28314AR5
VD3 R7
VREF .- RS + R7 = 2.2V
R + R2	 3
K =	 = 0.03828RI + R2 + R3
Plug & into 3
B-2
R5
  = 11,588
C R
t _
	
1 5	 3.53 X 10,5
d 10V r VD2 - VBEQ2
- C R
3aVt
—1 V
BEQ2
= 3.53 x 10-5
D1	 D2 
3- t -- --
	
C1 R5	
-53.53 x 10
a UCRQISAT	 VD2 - VBEQ2
t- C1 R5 R7	 + `R1 + R2 + R3) R^
	
-4
r	1 1	 - 4. .265 x 10a VD3 _
FVD - VBEQ2) `R6 + R7)
 
	
(R1) 1R2 + R3l
C R
.^	 1 5	
= 3.53 x 10 -5
a voszl r VD2 - VBE02
C R
6t	 1 5	 = 3.53 x 10-5
Vosz2	 VD2 - VBEQ2
—'^ t	 C1 R5 A (VD2 - VBEQ2) = 2.27 x 10-5
a VD2	 (VD2 - VBEQ2)2
;3 
t	 C1 R5 A (VD2 - VBE 2)	 -5
= 2.27 x Iu
a 
VBE02 -	 (UD2 „ VBEQ2)
Take the total derivative
dt	 t do + -^ t dlov + --) t +	 t	 dV	 t d
3 cl I	 d . IUV	 d VD1 a VGEglSAT CEQISAT	 6 VD3 VD3
+;3
	 dVos^ + a^Vt dVo522 + ^ t dVD2 + ^ t dVEEQ2
oszl	 osz2	 a D2	 d VBEQ2
dc 	 dIOV	 dVD1
dt = (11,588) (1 x 10 - + 3.53 x 10 - ) (1) + (3.53 x 10 -5 ) (0.24)
	dVr,EQ1SAT	 dVD3	 dVoszl
+ (3.53 x 10 -5) (0.025) + (4.265 x 10 -4) (0.352) + (3.53 x 10 -5) (2.5 x 10-4)
dVosz2	 dVD2	 dVBEQ2
+ (3.53 x 10 -5) (2.54 X 10-4) + 2.27 x 10 -5) (0.56) + (2.27 x 10 -5) (0.3)
dc 	 dIOV	 dVDI	 dVCEQ1SAT
dt	 (1.158 x 10 5) + (3.53 x 10 	 (8.472 x 10-6} + (8.825 x 10-7)
dVD3	 dVoszl	 dVosz2	 dVD2.
+ (1.50 x 10-4) + (8.9662 x 10 -9) + (8.9662 x 10 -9) + (1.2712 x 10-5)
dVEEQ2
+ (2.27 x 10_6}
Do not vary d10V, dVD3, dVoszl because they will be common to all multiple
circuits. T
z
s
{
i
dt = 3.5933 x 10}5
3.5933 x 10 -5 __	 x
0.11588 x 10-3
	 100%
x - f31% error
B-4
iV
I	
s
= A
BSS
R +R)V	 R
VREF - 
(R1 +R 2  + Rif
2	 3 s
1 ER1 + R2 + R3^ 4
Vcomp = VREF + Voszl + Vosz2 +
	
` R1! (R2 + R3)
VREF 
(Rl _+ R2 + R3} R4 R4 Vs
Vcomg =VREF + Voszl ^ Vosz`L +	
(RI) ( R2 + R	 e RI3)
{R +R 2 +R)	 RV	 =V	 I+` 1	 3/R +V	 +V	 4V
comp	 REF	 (R1^ R`2 
+ R3) 4
	
oszl	 osz2 . R1 s
Plug 5 into 7
10V-V -V	 _ VD3 R7 I + (R1 +R
2 +
D1 CEQISAT R6 +R7	R1 R2
t = cl
VD2 - VBEQ2
R5
VD3 R 7	 (R1 +R2 +R3)R 4	 R
	
('OVVDI -VCEQISAT)-- 	 R +R I + R R 
+R3)	 Vosz1 - Vo	 Rsz2 +T= C R
	
6 7 ^2 
	 ..
1 5
	 VD2 -- VBEQ2
The above is the general transfer equation. for the JFL analog contro
circuit. Let this general equation = A.
1
t	 Find	 (assume resistors are perfect) A = 0.64379 t.nominal _ 0.11588 MS
IN
R	 R
P'3) 
4 w Voszl -Vosz2 +R4 Vs1
Over a 50oC range
l0V =	 10 d(10V) =	 1
VD1 =	 2.4 1N4370 d (DV1) =	 5% + 5%
	 = 0.24.
VD2 =	 5.6 1N752A d(VD2) =	 5% + 5%
	 = 0.56
VD3 =	 6.4 1N4570 d(VD2) =	 5% + 5%	 = 0.352
VCEQISAT 0.2 .2N2907 dVCEQ1SAT =	 0.5 mV/oC = 0.025
Joszl =	 l MV 1M108 dV(0szl) =	 5 pV/oC	 = 2.54 x 10-4
Vosz2 =	 4MV Mil dV (osz2) =	 5 wV/oC	 = 2.54 x 10-4
Cl =	 0.01 pf dCI =	 570 + 5%	 = 1 x 10-9
Rl =	 52K
"R_ =	 1 _R2K

8-Stage Inductive Energ y Transfer Circuit Breadboard
c-2
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Session on Power Processing
REGULATE D ENERGY TRANSFER BY INDUCTOR-TRANSFORMERS
WITH SINGLE AND MULTIPLE STAGES
Dr. S. J. Lindena
Electro-Optical Systems
The application of energy-transfer and regulation tech-
niques with inductor-transformer has been increasing in DC-
to-DC conversion systems.
In most cases pulsewidth-modulation in combination with
square , wave inverters have been used. In recent times, how-
ever, more and more use has been made of an inductive en-
ergy transfer system, which has some inherent advantages
not present in other approaches.
Figure 1 shows the simplified circuit diagram. Tr-nsistor
Q operates as a switch. Inductor-transformer T is an in-
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Figure 1, Diffcrent Current Waveshapes in One Stage
ductor with closely coupled primary and secondary windings
and is connected with the polarities as shown by dots. The
primary inductance L of transformer T is constant and capac-
itor C is large enough to make the ripple voltage across the
load resistor negligible.
During the conduction time tun of transistor Q, the cur-
rent I, through the primary increases Iinearly to a peak value
of I,,. During this time, diode D blocks conduction of the
secondary winding and decouples it from the input voltage.
At the end of r., the primary-currenr is turned off, and
the secondary winding begins to conduct with the same am-
pere-turns. During the conduction time u2 of the secondary,
its current decreases linearly. The conduction time of the
secondary winding t_.. can be less than or equal to tuft, the
off time of the primary ( see top two traces in Figure 1) ,
Depending on the conduction time of the secondary, we
can define two distinct operating modes which are sharply
divided by a certain load resistor R = Rerft. The unit can
either operate with triangular or with trapezoidal current-
waveshapes. The following assumptions make it easier to
understand these two operating modes:
El.	 = constant
tan	 - constant
toff and hence T = constant
The Operating Modes with Triangular and Trapezoidal Cur-
rent-Waveshapes.
The input power is constant when operating with tri-
angular current-waveshapes and under the previous assump-
tions. The input energy is stored during the conduction time
ton and is:
(Ein ton) 22	
1
2	 L
Under the assumption of no losses, the input energy is
transferred during the conduction time of the secondary tz
to the load resistor R. The output voltage Ea„ t will adjust
itself such that the stored energy j l is the same as the energy
ra dissipated in load resistor R. The energy dissipated in R
in one cycle is:
pp	 2
	
J r t E Out ) 2 T	 (Z)2	 R
Combining these two equations yields the equation for
the output voltage valid with triangular current waveshapes
only.
	
FLTR	 (3)
Eout ' E in ton
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A triangular current-waveshape is assured only when the
energy transfer time t._ ( = conduction time of secondary
winding) is less than the available time r „rr. The conduction
time of the secondary t 2 is governed by the requirement
that the impressed volt-seconds into the core are equal to
the resetting volt-seconds:
	
t = 
E on ton n2	 ^
	
2	 ^ C off	 (4)^
out	 I
Valid for triangular current-waveshapes.
Equation (3) shows that the output voltage is a func-
tion of the load resistor R. Therefore, at a certain value of
R = Rcrit, the conduction time will become equal to toK.
This resistance value is:
	
_ 2 LT	 h 2
 2
Rcri t 	
t2off t ” ^	
r5)
This value of the load resistor R,rtt establishes the ilivid-
ing line between triangular and trapezoidal current-wave-
shapes. Traces 3 and 4 in Figure 1 show the associa.ed
current-waveshapes.
From the preceding information, we know that, at t;
load resistance value of Iess than Rcrit, the conduction
time t2 of the secondary becomes equal to tuts. If the mag-
netic flux in the core is to reset properly, then the output
voltage with trapezoidal current-waveshapes must be
E in t on	 n 2 	 (6)
EpUt ^ 	 ntoff	 j
and becomes independent of R.
With a decreasing load resistor and constant input voltage
EtR and constant t.n, the output voltage can be constant
only if input and output currents increase. The resulting cur-
rent-waveshape is trapezoidal as shown in traces 5 'and G
in Figure 1.
With the help of equations (3) and (G), we can now
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Figure 2. Output Voltage as a Function of Load Resistor R With
and Without Losses
construct the theoretical curve of output voltage as a function
of varying load resistor R as shown in the upper tram of
Figure Z.
The bottom trace shows measured and calculated data.
The circuit arrangement, built and tested as a mode), used
two stages operating alternately and thus reduced input cur-
rent and output ripple considerably.
The difference in the two curves is caused by losses and
is most pronounced toward the low end of Ioad resistor R.
The two main loss sources are primary and secondary wind-
ing resistance. In Figure 3 they are lumped under the com-
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Figure 3. Two-Stage Circuit with Lumped Lasses
biped loss resistor R t„ t, which is assumed to be inside the
filtering effect of capacitor C. This loss resistor, which causes
the main losses attenuates the theoretical output voltage by
R
a factor of	 . The theoretical output voltage for two
R -1- RLat
stages operating alternately with triangular current-waveshapes
is:
E ou!	 E in tonI
—I 	 > kris•' (7)L T
For values of R ? Rortt equation (G) remains valid, The
critical resistance, however, becomes:
Rcrit	
t2T! )
2 
; two stages	 (s)
off
The calculated and measured values in Figure 3 show
little difference, and verify the calculations.
Design Considerations
The use of trapezoidal current-waveshapes and two stages
operating alternately allows us not only to considerably re-
duce the peak current and the RMS current as compared to
the average current, it also tlows us to generate an uninter-
rupted current flow into the load even when pulsewidth
modulation is used for regulation purposes. Filter require-
ments are also reduced on both input and output.
Let us now consider the impact of the trapezoidal current-
waveshape on the design of the inductor-transformer in one
stage. The input voltage is constant and t,,,, = turr (see
Figure 4) .
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With constant energy per pulse j, we can describe the
input current-waveshape as:
+ A I =	 1	 (9)
low 2	 E i n ton
The value of I to,v -1- SI/2 represents a medium current
value 1. during the time of t„.. If I,,, becomes equal to
zero, we arrive at a triangular current-waveshape which
dictates a minimum inductance L. $, which is capable of
L=2Lmin I --_ QI
m
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Figure 4. Different Input Current Waveshapes at Constant Inpu.
Voltage and Constant Power
Figure 5 shows the relations between flux densities and
primary currents. It can be seen that a selected maximum
value of flux density corresponds to Ip and Al corresponds
sf
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Figure S. Relation Between Flux Densities and Primary Currents
to QE. If one now selects the value of edt equal to E tog X
toy, then this corresponds to L Al and also to AR There-
fore, the total Vsec the core can absorb corresponds to Up
and also to B.... Therefore,
fedt total ` lc LIP
L •Ltnil
AID
jm 2IP =2
Im
transferring the same energy. One can also select Al small
and Ita, high and arrive at trapezoidal input and output
Current waveshapes. Figure 4 shows a series of different input
current-waveshapes at constant power level. Average current
I.,, and medium input pulse current I,,,, therefore, are the same
in all cases. Peak current I t„ RMS current ittats and L, however,
are varying as functions of the waveshape.
The RMS value of the input current determines the wire
size and can be computed as follows:
1 RMS =	 T^1 '
2df
(10)
2	 ©I2
z IOW +
 IOW A I	 3
^ RMS =	
2
The product of irtats times edrt„, j is, of course, the same
as the more commonly known VA rating of a magnetic com-
ponent as edt can ahc be written as a/2f, and the product
of inm8
 edt converts Ditto in3ise/2f.
The product of ija, s times edta,tal is directly propor-
tional to the power handling capability of any magnetic
component provided core configuration, max flux-densiry,
circ-mils per ampere of wire size, winding factor and tem-
perature rise are the same.
Listed as a relative value fedt total X 'RMS as a func-
Y 2 L
m min
tion of QI/Im
 gives us an insight as to how the power handl-
ing capability or the VA rating of the inductor increases with
decreasing QI/Im.
Table 1 lists the important parameters at a constant
average pulse current I. and hence constant power. (Consult
Figure 4 for proper un^tt:rstanding of parameters.)
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Figure 6 plots the relative values of required VA rating
(edt) 
total x iRMS
z
Lm Lmin
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It can be shown that the product of i Rmg edt is related to win-
dow area W, core cross section A, flux swing AB and circ-
mils/A of the inductor-transformer as shown:
RMS
edt = WA k AB	 ^L1)
GirC mils/A
It is for th:s relation that the product of iltus edt also
gives us sn insight into size and volume of the inductor-
transformer.
One can see in Figure 6 that at values below AI/I. =
1h, the VA rating and the ratio of L/L mtn increase very rap-
idly whereas RMS current and peak current have almost
reached their minimum values and allow for only little fur-
ther improvement.
For economical reasons, one would, therefore, seldom
design for values of AIA. below V2.
There is one more reason for selecting this particular de-
sign value: with pulsewidth-modulation, t,rr can approach
the value of T as t,,, becomes very small. If one now wants
to maintain an uninterrupted current Bow on the secondary
and operate below the same R,,It, then L must become
equal to 4 L. I. as indicated by equation (8).
Single and Multiple Stage Operation
The power one stage can transfer is given by
p= 
2 
L (I p" ; low f	 (12)
It is limited by the switch capabilities (switching cur-
rent and losses) and the inherent characteristic of an in-
ductor with primary ar:d secondary windings. In general, one
will try to raise the frc l t,lcncy in ordier to reduce the size of
the inducts -cransffiiner. At a ,riven maximum switching
eurrern, a frequency increase reduces the inductance L If
however, we keep the ratio of window area to core cross-
section area to about constant, then the number of turns on
the inductor decreases, IJltimately, we would have very few
turns of heavy wire. The number of turns per unity of mag-
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Figure b. VA-Rating, RMS-Current, Inductance and Peak Switch-
ing Current as Function of the Ratio &III.
netic path length in combination with the permeability of
the core, however, affects the coupling between primary and
secondary windings.
Good coupling and low leakage inductance is of extreme
importance in the design of an inductor-transformer where
the secondary has to abruptly take over the current from the
primary. Experience has shown that with powder-core toroids
and at high switching currents (50 amperes) it is difficult
to obtain satisfactory coupling below
turns
50	 X relative permeability.
CM
This then necessitates, at higher power levels and higher
frequency, the use of multiple cores or stages connected to
operate in parallel or in series whenever high power is re-
quired.
It is well known that one core of a given VA rating is
smaller in size and weight than, for instance, 5 magnetic com-
ponents with the same total sum of VA as before.
m
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The triangular waveshape with its lower inductance,
fewer turns and poorer coupling will force us into the use
of multiple cores sooner than a unit designed for trapezoidal
current-waveshapes w i th their higher inductance, more turns
and better coupling.
We therefore will need less cores or stages in parallel
when we operate with the trapezoidal current waveshape
than when operating with the triangular current waveshape
in order to achieve in both cases equally good coupling.
This fact then cancels the weight disadvantage of oper-
ating with the trapezoidal current-waveshapes which ap-
peared in Figure G.
A further advantage is of course that the trapezoidal
current-waveshape requires less input and output filtering.
In a company sponsored R&D program we have built
several small stages of 20 watts each and operated them suc-
cessfully in series- and parallel-connections. All stages were
controlled by one Ioop only and no extra circuitry was neces-
sary to achieve equal power sharing.
This last characteristic of this type of circuit enhances
the application of Self Test And Replace techniques and
improves redundancy.
Conclusioar
It can be stated that the inductive energy transfer system
by means of inductor transformers and operating with trape-
zoidal current-waveshapes has the following advantages:
a. Higher efficiency.
b. Smaller input and output filters.
c. Ease of paralleling or seriesing several stages.
d. One loop can control all stages.
e. In higher power applications, where the use of more
cores or stages is necessary, the use of the trapezoidal
current waveshape will result in lower weight.
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